论文信息 - Self-aligned MESFETs by a dual-level double-lift-off substitutional gate (DDS) technique for high-speed low-power GaAs ICs

Self-aligned MESFETs by a dual-level double-lift-off substitutional gate (DDS) technique for high-speed low-power GaAs ICs

A new self-aligned substitutional gate processing technique which involves dual-level resist patterning was developed for 75 mm (3 in)-diameter GaAs MESFETs IC fabrication. The transconductance of 1 μm gate length DDS E-MESFETs reached a maximum value of 280 mS/mm. E/R ring oscillators showed a 22 ps/gate propagation delay and a 34.5 fJ speed-power product. E/D ring oscillators had a 53 ps/gate propagation delay, a 12.5 fJ speed-power product and a power dissipation of 0.24 mW/gate at 300 K.

R. Vahrenkamp | C. Kirkpatrick | M. Chang | F. Ryan

[1] N. Yokoyama,et al. High-transconductance self aligned GaAs MESFET using implantation through an AlN layer , 1984 .

[2] H. Levy,et al. Self-aligned submicron gate digital GaAs integrated circuits , 1983, IEEE Electron Device Letters.

[3] Y. Yamane,et al. Below 20 ps/gate operation with GaAs SAINT FETs at room temperature , 1982 .

[4] Tomoko Mizutani,et al. Self-align implantation for n+-layer technology (SAINT) for high-speed GaAs ICs , 1982 .