Decoder IC with a Configurable Interleaver

Circuits and an IC implementation of a four-state, block length 16, three-metal one-poly 0.35-m CMOS analog turbo decoder with a fully programmable interleaver are presented. The IC was tested at 13.3 Mb/s, has a 1.2s latency, and consumes 185 mW on a single 3.3-V power supply, resulting in an energy consumption of 13.9 nJ per decoded bit, thus reducing the energy consumption by 70% relative to existing digital turbo decoders. The core area is 1131.2 1257.9 m. The addition of swinging buffers could triple the speed and reduce the latency with minimal increase in power consumption by overlapping storage and decoding phases. Mismatch simulations show that the circuits will be viable for decoder lengths up to a few hundred information bits.

[1]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[2]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[3]  Joachim Hagenauer,et al.  WA 21.5 An Analog 0.25∝m BiCMOS Tailbiting MAP Decoder , 2000 .

[4]  Vincent C. Gaudet,et al.  Programmable interleaver design for analog iterative decoders , 2002 .

[5]  Ran-Hong Yan,et al.  A unified turbo/viterbi channel decoder for 3GPP mobile wireless in 0.18 /spl mu/m CMOS , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[6]  Joachim Hagenauer,et al.  The analog decoder , 1998, Proceedings. 1998 IEEE International Symposium on Information Theory (Cat. No.98CH36252).

[7]  Asad A. Abidi,et al.  A 6 b 1.3 GSample/s A/D converter in 0.35 μm CMOS , 2001 .

[8]  Joachim Hagenauer,et al.  Iterative decoding of binary block and convolutional codes , 1996, IEEE Trans. Inf. Theory.

[9]  George S. Moschytz,et al.  All–analog decoder for a binary (18,9,5) tail–biting trellis code , 1999 .

[10]  Hans-Andrea Loeliger,et al.  Decoding in analog VLSI , 1999, IEEE Commun. Mag..

[11]  Pedro Velez-Belchi.  Interaction channel for satellite distribution systems , 2000 .

[12]  J. Huisken,et al.  Power-efficient application-specific VLIW processor for turbo decoding , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[13]  Yong-Bin Kim,et al.  Analog MAP decoder for (8, 4) Hamming code in subthreshold CMOS , 2001, Proceedings 2001 Conference on Advanced Research in VLSI. ARVLSI 2001.

[14]  Claude Berrou,et al.  An IC for turbo-codes encoding and decoding , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.