Efficient and scalable cross-by-pass-mesh topology for networks-on-chip

This study presents an efficient and scalable networks-on-chip (NoC) topology termed as cross-by-pass-mesh (CBP-Mesh). The proposed architecture is derived from the traditional mesh topology by addition of cross-by-pass links in the network. The design and impact of adding cross-by-pass links on the topology is analysed in detail with the help of synthetic, hotspot as well as embedded traffic traces. The advantages of proposed CBP-Mesh as compared with its competitor topologies include reduction in the network diameter, increase in bisection bandwidth, reduction in average numbers of hops, improvement in symmetry and regularity of the network. The synthetic traffic traces and some real embedded system workloads are applied on the proposed CBP-Mesh and its competitor two-dimensional-based NoC topologies. The comparison of analytical results in terms of performance and costs for different network dimensions indicate that the proposed CBP-Mesh offers short latency, high throughput and good scalability at small increase in power and energy.

[1]  Liu,et al.  Delay Optimized Architecture for On-Chip Communication , 2009 .

[2]  Haytham Elmiligi,et al.  Power optimization for application-specific networks-on-chips: A topology-based approach , 2009, Microprocess. Microsystems.

[3]  Vivek Kumar Sehgal,et al.  State observer controller design for packets flow control in networks-on-chip , 2009, The Journal of Supercomputing.

[4]  Bevan M. Baas,et al.  NoCTweak: a Highly Parameterizable Simulator for Early Exploration of Performance and Energy of Networks On-Chip , 2012 .

[5]  M. Usman Akram,et al.  Designing Area Optimized Application-Specific Network-On-Chip Architectures while Providing Hard QoS Guarantees , 2015, PloS one.

[6]  Liang Yang,et al.  Performance analysis and comparison of 2 × 4 network on chip topology , 2012, Microprocess. Microsystems.

[7]  William J. Dally,et al.  Design tradeoffs for tiled CMP on-chip networks , 2006, ICS '06.

[8]  Rajkumar,et al.  C 2 Mesh , 2013 .

[9]  Radu Marculescu,et al.  Towards Open Network-on-Chip Benchmarks , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[10]  Seok-Bum Ko,et al.  A novel hybrid topology for Network on Chip , 2014, 2014 IEEE 27th Canadian Conference on Electrical and Computer Engineering (CCECE).

[11]  Hamid R. Zarandi,et al.  A fault-tolerant core mapping technique in networks-on-chip , 2013, IET Comput. Digit. Tech..

[12]  Haytham Elmiligi,et al.  Unified multi-objective mapping and architecture customisation of networks-on-chip , 2013, IET Comput. Digit. Tech..

[13]  Salvatore Monteleone,et al.  Energy efficient transceiver in wireless Network on Chip architectures , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[14]  Feng Wei.  Networks on Chip Based on Diagonal Interlinked Mesh Topology Structure , 2009 .

[15]  Luigi Pomante.  HW/SW co-design of dedicated heterogeneous parallel systems: an extended design space exploration approach , 2013, IET Comput. Digit. Tech..

[17]  Sheraz Anjum,et al.  Cross by Pass-Mesh Architecture for On-chip Communication , 2015, 2015 IEEE 9th International Symposium on Embedded Multicore/Many-core Systems-on-Chip.

[18]  J. Bouchaud,et al.  Why Do Markets Crash? Bitcoin Data Offers Unprecedented Insights , 2015, PloS one.