Power Dissipation Analysis of CMOS VLSI Circuits by means of Switch-Level Simulation

A method has been defined to analyze the power dissipation of CMOS VLSI circuits by means of switch-level simulation. Random vectors are used as stimuli to the circuit to ensure vector-independentness. The method has been implemented using an existing mixed-level simulator. Results are described for a range of circuits, including a 20,000 transistor one.

[1]  Ping Yang,et al.  Pattern-independent current estimation for reliability analysis of CMOS circuits , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[2]  K. Baker,et al.  A 27 MHz Programmable Module for VSP , 1989, ESSCIRC '89: Proceedings of the 15th European Solid-State Circuits Conference.