An Automatic Power Estimation Methodology for FPGA-Based Digital Signal Processing Systems

With increasing design complexity of portable hand- held devices, decreasing system power and energy consumption has become a key design metric. It is crucial for the designers to accurately evaluate the system power consumption in detail during the development process, especially for the power hungry digital system processing (DSP) system. This paper presents an automatic power estimation methodology, which can provide accurate dynamic power consumption distributions of DSP com- ponents implemented on Xilinx FPGAs. Additionally, the de- pendences of power consumption on system level parameters, including clock frequency, area utilization ratio and activity rate, are investigated from sensitivity metric. According to the experi- mental results, several power optimizations can be performed at the early stages of design flow.

[1]  N. Abdelli,et al.  High-Level Power Estimation of FPGA , 2007, 2007 IEEE International Symposium on Industrial Electronics.

[2]  Robert W. Brodersen,et al.  Minimizing Power Consumption in CMOS Circuits , 1999 .

[3]  Jason Cong,et al.  Power modeling and characteristics of field programmable gate arrays , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Steven J. E. Wilton,et al.  A detailed power model for field-programmable gate arrays , 2005, TODE.

[5]  Prithviraj Banerjee,et al.  Macro-models for high-level area and power estimation on FPGAs , 2006, Int. J. Simul. Process. Model..

[6]  Li Shang,et al.  Dynamic power consumption in Virtex™-II FPGA family , 2002, FPGA '02.

[7]  Anantha P. Chandrakasan,et al.  Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.

[8]  Massoud Pedram,et al.  Cycle-accurate macro-models for RT-level power analysis , 1997, ISLPED '97.

[9]  Jason Helge Anderson,et al.  Power estimation techniques for FPGAs , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.