论文信息 - Efficient column-layered decoders for single block-row quasi-cyclic LDPC codes

Efficient column-layered decoders for single block-row quasi-cyclic LDPC codes

The recently proposed single block-row quasi-cyclic low-density parity-check (QC-LDPC) codes are favorable for high-speed applications. However, conventional decoder design methods are not suitable for this kind of codes. To tackle this issue, this paper aims at designing efficient column-layered single block-row QC-LDPC decoder architecture without affecting the decoding performance. Moreover, the simplified version which only requires single minimum value is also proposed for further hardware reduction. Results show that, for the rate-0.9006 (1640, 1477) single block-row QC-LDPC code, the proposed two designs achieves significant advantages in both hardware and latency over their row-layered counterpart.

Xiaohu You | Zhongfeng Wang | Chuan Zhang

[1] Zhongfeng Wang,et al. Reduced-complexity column-layered decoding and implementation for LDPC codes , 2011, IET Commun..

[2] Norifumi Kamiya. High-rate quasi-cyclic low-density parity-check codes derived from finite affine planes , 2005, ISIT.

[3] Vassilis Paliouras,et al. A flexible layered LDPC decoder , 2011, 2011 8th International Symposium on Wireless Communication Systems.

[4] D.E. Hocevar,et al. A reduced complexity decoder architecture via layered decoding of LDPC codes , 2004, IEEE Workshop onSignal Processing Systems, 2004. SIPS 2004..

[5] Jong-Seon No,et al. Construction of High-Rate Regular Quasi-Cyclic LDPC Codes Based on Cyclic Difference Families , 2012, IEEE Transactions on Communications.

[6] Bane V. Vasic,et al. Combinatorial constructions of low-density parity-check codes for iterative decoding , 2002, IEEE Transactions on Information Theory.