Circuit Implementation, Operation, and Simulation of Multivalued Nonvolatile Static Random Access Memory Using a Resistivity Change Device

We proposed and computationally analyzed a multivalued, nonvolatile SRAM using a ReRAM. Two reference resistors and a programmable resistor are connected to the storage nodes of a standard SRAM cell. The proposed 9T3R MNV-SRAM cell can store 2 bits of memory. In the storing operation, the recall operation and the successive decision operation of whether or not write pulse is required can be performed simultaneously. Therefore, the duration of the decision operation and the circuit are not required when using the proposed scheme. In order to realize a stable recall operation, a certain current (or voltage) is applied to the cell before the power supply is turned on. To investigate the process variation tolerance and the accuracy of programmed resistance, we simulated the effect of variations in the width of the transistor of the proposed MNV-SRAM cell, the resistance of the programmable resistor, and the power supply voltage with 180 nm 3.3 V CMOS HSPICE device models.

[1]  M. Takata,et al.  Nonvolatile SRAM based on Phase Change , 2006, 2006 21st IEEE Non-Volatile Semiconductor Memory Workshop.

[2]  Junichi Akita,et al.  Pulse number control of electrical resistance for multi-level storage based on phase change , 2007 .

[3]  Shuu'ichirou Yamamoto,et al.  Nonvolatile Static Random Access Memory Using Magnetic Tunnel Junctions with Current-Induced Magnetization Switching Architecture , 2008, 0803.3370.

[4]  S. S. Eaton,et al.  A Ferroelectric Nonvolatile Memory , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[5]  W. Marsden I and J , 2012 .

[6]  R. Quinn,et al.  Chalcogenide-based non-volatile memory technology , 2001, 2001 IEEE Aerospace Conference Proceedings (Cat. No.01TH8542).

[7]  Sangsig Kim,et al.  Characteristics of multilevel bipolar resistive switching in Au/ZnO/ITO devices on glass , 2011 .

[8]  Koichiro Honda,et al.  Design and Application of Ferroelectric Memory Based Nonvolatile SRAM , 2004 .

[9]  Taek Sung Lee,et al.  Bias polarity dependence of a phase change memory with a Ge-doped SbTe: A method for multilevel programing , 2008 .

[10]  Akio Kitagawa,et al.  Novel power reduction technique for ReRAM with automatic avoidance circuit for wasteful overwrite , 2012 .

[11]  Kimiyoshi Usami,et al.  A Design Approach for Fine-grained Run-Time Power Gating using Locally Extracted Sleep Signals , 2006, 2006 International Conference on Computer Design.

[12]  Yoshiji Ohta,et al.  CoOx-RRAM memory cell technology using recess structure for 128Kbits memory array , 2010, 2010 IEEE International Memory Workshop.

[13]  Yang Hong,et al.  Multilevel Storage in Phase-Change Memory , 2007, IEICE Trans. Electron..