A 1.35Gbps decision feedback equalizing receiver for the SSTL SDRAM interface with 2X oversampling phase detector for skew compensation between clock and data

A 1.35Gbps CMOS DFE (decision feedback equalization) receiver with a clock-data skew compensation was implemented for the SSTL SDRAM interface. The receiver consists of a DFE input buffer and a 2X over-sampling phase detector inside a phase synthesizer loop. Measurements of this receiver showed the increase of both time margin and voltage margin by about 20% at the data rate of 1.2Gbps compared to the case without equalization. Active chip area and power consumption are 300X1000 µm2and 275mW respectively including output drivers with a 2.5V, 0.25µm CMOS process.

[1]  H. Tamura,et al.  Partial response detection technique for driver power reduction in high speed memory-to-processor communications , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[2]  Changhyun Kim,et al.  Optimum windows of DRAM input impedance (Lin,Cin,Rin) on data bus for 800 MHz signaling , 1999, AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360).

[3]  Hong-June Park,et al.  A 1.2 Gbps CMOS DFE receiver with the extended sampling time window for application to the SSTL channel , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[4]  Ah-Lyan Yee,et al.  An integratable 1-2.5 Gbps low jitter CMOS transceiver with built in self test capability , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[5]  M.-J.E. Lee,et al.  A 90 mW 4 Gb/s equalized I/O circuit with input offset cancellation , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[6]  Hong-June Park,et al.  A CMOS transceiver for DRAM bus system with a demultiplexed equalization scheme , 2002 .