Design of a reversible binary coded decimal adder by using reversible 4-bit parallel adder

In this paper, we have proposed a design technique for the reversible circuit of binary coded decimal (BCD) adder. The proposed circuit has the ability to add two 4-bits binary variables and it transforms the addition into the appropriate BCD number with efficient error correcting modules where the operations are reversible. We also show that the proposed design technique generates the reversible BCD adder circuit with minimum number of gates as well as the minimum number of garbage outputs.

[1]  Anas N. Al-Rabadi,et al.  A General Decomposition for Reversible Logic , 2001 .

[2]  P. D. Picton,et al.  Fredkin gates as a basis for comparison of different logic design solutions , 1994 .

[3]  Md. Rafiqul Islam,et al.  Reversible logic synthesis for minimization of full-adder circuit , 2003, Euromicro Symposium on Digital System Design, 2003. Proceedings..

[4]  R. Landauer,et al.  Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..

[5]  Md. Rafiqul Islam,et al.  A heuristic approach to synthesize Boolean functions using TANT network , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[6]  S. Lloyd.  Quantum-Mechanical Computers , 1995 .

[7]  T. Toffoli,et al.  Conservative logic , 2002, Collision-Based Computing.

[8]  Md. Rafiqul Islam,et al.  Synthesis of full-adder circuit using reversible logic , 2004, 17th International Conference on VLSI Design. Proceedings..

[9]  Charles H. Bennett,et al.  Logical reversibility of computation , 1973 .

[10]  Ronald Tocci,et al.  Digital Systems: Principles and Applications , 1977 .

[11]  Marek A. Perkowski,et al.  Reversible Logic Synthesis by Iterative Compositions , 2002, IWLS.

[12]  Tommaso Toffoli,et al.  Reversible Computing , 1980, ICALP.

[13]  Ahsan Raja Chowdhury,et al.  On the realization of reversible full-adder circuit , 2003 .