A first-order low distortion sigma-delta modulator using split DWA technique and SAR quantizer

This paper presents a comparator-based OTA first-order discrete-time low-distortion sigma-delta modulator. A split data weighted averaging (DWA) algorithm logic is proposed to release the heavy burden of digital circuit while a 6 bit DAC is implemented in this work. In addition, a comparator-based OTA is used to reduce the power consumption. On the top of that, to achieve lower power consumption, a power efficient SAR quantizer with embedded analog passive adder is proposed to eliminate additional operational amplifier for summation. The modulator core occupies an active area of 0.0275 mm2 in TSMC 90-nm 1P9M CMOS process. Experimental results show that the proposed modulator achieves 59.90 dB SNDR with 0.58 mW power consumption under 1.0 V supply voltage, an OSR of 16 at 65 MHz sampling frequency and 500kHz input frequency.

[1]  Un-Ku Moon,et al.  A 630μW zero-crossing-based ΔΣ ADC using switched-resistor current sources in 45nm CMOS , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[2]  Mohammad Ranjbar,et al.  A 3.1 mW Continuous-Time ΔΣ Modulator With 5-Bit Successive Approximation Quantizer for WCDMA , 2010, IEEE Journal of Solid-State Circuits.

[3]  Soon-Jyh Chang,et al.  A 10b 200MS/s 0.82mW SAR ADC in 40nm CMOS , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[4]  Hae-Seung Lee,et al.  Comparator-Based Switched-Capacitor Circuits for Scaled CMOS Technologies , 2006, IEEE Journal of Solid-State Circuits.

[5]  Anthony Chan Carusone,et al.  A 1-1-1-1 MASH Delta-Sigma Modulator With Dynamic Comparator-Based OTAs , 2012, IEEE Journal of Solid-State Circuits.

[6]  Yves Rolain,et al.  Multirate Cascaded Discrete-Time Low-Pass ΔΣ Modulator for GSM/Bluetooth/UMTS , 2010, IEEE Journal of Solid-State Circuits.

[7]  Yong Lian,et al.  A 1.2-V 2.7-mW 160MHz continuous-time delta-sigma modulator with input-feedforward structure , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[8]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[9]  Hae-Seung Lee,et al.  Comparator-based switched-capacitor circuits for scaled CMOS technologies , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[10]  G. Temes,et al.  Wideband low-distortion delta-sigma ADC topology , 2001 .

[11]  Gabor C. Temes,et al.  Double-sampled ΔΣ modulator with relaxed feedback timing , 2009 .

[12]  R.W. Brodersen,et al.  A 6-bit 600-MS/s 5.3-mW Asynchronous ADC in 0.13-$\mu{\hbox{m}}$ CMOS , 2006, IEEE Journal of Solid-State Circuits.

[13]  G. Temes,et al.  Double-sampled ΔΣ modulator with relaxed feedback timing , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.