Symmetric Varactor in 130-nm CMOS for Frequency Multiplier Applications
暂无分享,去创建一个
[1] Jan Stake,et al. Heterostructure-barrier-varactor design , 2000 .
[2] S. Simon Wong,et al. Analysis and optimization of accumulation-mode varactor for RF ICs , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).
[3] J. Gerber,et al. A systematic scheme for power amplifier design using a multi-harmonic loadpull simulation technique , 1998, 1998 IEEE MTT-S International Microwave Symposium Digest (Cat. No.98CH36192).
[4] M. Sadeghi,et al. A 0.2-W Heterostructure Barrier Varactor Frequency Tripler at 113 GHz , 2007, IEEE Electron Device Letters.
[5] Haifeng Xu,et al. High-$Q$ Thick-Gate-Oxide MOS Varactors With Subdesign-Rule Channel Lengths for Millimeter-Wave Applications , 2008, IEEE Electron Device Letters.
[6] Chih-Ming Hung,et al. High-Q capacitors implemented in a CMOS process for low-power wireless applications , 1998 .
[7] Sebastian Magierowski,et al. Differentially tunable varactor with built-in common-mode rejection , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..
[8] M. Krach,et al. Schottky diode tripler for 210 GHz , 2000 .
[9] P.R. Gray,et al. A 1.4 GHz differential low-noise CMOS frequency synthesizer using a wideband PLL architecture , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).
[10] K. O.,et al. Complementary Antiparallel Schottky Barrier Diode Pair in a 0.13- $\mu \hbox{m}$ Logic CMOS Technology , 2008, IEEE Electron Device Letters.
[11] Ruonan Han,et al. Progress and Challenges Towards Terahertz CMOS Integrated Circuits , 2010, IEEE Journal of Solid-State Circuits.