Millimeter wave interchip communication

High performance multicore processors are approaching 256 GFLOPS and use and generate data at unprecedented rates. Much of the short range data transport between chips, however, is based on legacy LC transmission line infrastructure. Consequently, high performance, systems running memory intensive applications are able to utilize only a fraction of their available computational potential and remain idle for many clock cycles while waiting for data and instructions. A number of alternate short range transport technologies are listed in the International Technology Roadmap for Semiconductors, among which the most promising is inter-chip optical communication. This paper proposes that guided millimeter waves and high order digital modulation can be an effective alternate method by which processors and memory can exchange information with unprecedented bandwidth, power efficiency and I/O density competitiveness.

[1]  David A. B. Miller,et al.  Limit to the Bit-Rate Capacity of Electrical Interconnects from the Aspect Ratio of the System Architecture , 1997, J. Parallel Distributed Comput..

[2]  De-feng Liu,et al.  Understanding how memory-level parallelism affects the processors performance , 2011, 2011 IEEE 3rd International Conference on Communication Software and Networks.

[3]  T. A. Abele,et al.  A High-Capacity Digital Communication System Using TE/sub 01/ Transmission in Circular Waveguide , 1975 .

[4]  Laxmi N. Bhuyan,et al.  A new server I/O architecture for high speed networks , 2011, 2011 IEEE 17th International Symposium on High Performance Computer Architecture.

[5]  Yong Meng Teo,et al.  Understanding Off-Chip Memory Contention of Parallel Programs in Multicore Systems , 2011, 2011 International Conference on Parallel Processing.

[6]  C. Schow,et al.  Terabit/s-Class Optical PCB Links Incorporating 360-Gb/s Bidirectional 850 nm Parallel Optical Transceivers , 2012, Journal of Lightwave Technology.

[7]  Luiz André Barroso,et al.  The performance of cache-coherent ring-based multiprocessors , 1993, ISCA '93.

[8]  Ting Wu,et al.  A 16Gb/s/link, 64GB/s bidirectional asymmetric memory interface cell , 2008, 2008 IEEE Symposium on VLSI Circuits.

[9]  Gee-Kung Chang,et al.  Millimeter-wave main memory-to-processor data bus , 2010, 2010 11th International Conference on Electronic Packaging Technology & High Density Packaging.

[10]  Shu-Hao Fan,et al.  Toward a 60‐GHz wireless, low‐power, high‐throughput memory access system , 2009 .

[11]  Hsien-Hsin S. Lee,et al.  An optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth , 2010, HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture.

[12]  Young-Hyun Jun,et al.  8 Gb 3-D DDR3 DRAM Using Through-Silicon-Via Technology , 2009, IEEE Journal of Solid-State Circuits.

[13]  Liqiang Cao,et al.  Low latency high throughput memory-processor interface , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[14]  Su Liu,et al.  A Processor-DMA-Based Memory Copy Hardware Accelerator , 2011, 2011 IEEE Sixth International Conference on Networking, Architecture, and Storage.