On-chip jitter-spectrum-analyzer for high-speed digital designs

An on-chip jitter-spectrum analyzer (JSA) implemented in 0.18/spl mu/m CMOS can locate and analyze trouble-spots in on- and off-chip power and clock distribution networks during the actual operations in the field. A feedback design-flow using JSA improves the performance of 1GHz digital LSIs.

[1]  T. Rahal-Arabi,et al.  On-die droop detector for analog sensing of power supply noise , 2004, IEEE Journal of Solid-State Circuits.

[2]  Tawfik Rahal-Arabi.  Design & validation of the Pentium® III and Pentium® 4 processors power delivery , 2002, VLSIC 2002.

[3]  G. Taylor,et al.  On-die clock jitter detector for high speed microprocessors , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).