Writing on dirty flash memory

The most important challenge in the scaling down of flash memory is its increased inter-cell interference (ICI). If side information about ICI is known to the encoder, the flash memory channel can be viewed as similar to Costa's “writing on dirty paper (dirty paper coding).” We first explain why flash memories are dirty due to ICI. We then show that “dirty flash memory” can be changed into “memory with defective cells” model by using only one pre-read operation. The asymmetry between write and erase operations in flash memory plays an important role in this change. Based on the “memory with defective cells” model, we show that additive encoding can significantly improve the probability of decoding failure by using the side information.

[1]  B. V. K. Vijaya Kumar,et al.  Redundancy allocation of partitioned linear block codes , 2013, 2013 IEEE International Symposium on Information Theory.

[2]  Tong Zhang,et al.  On the Use of Soft-Decision Error-Correction Codes in nand Flash Memory , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Tong Zhang,et al.  Using Data Postcompensation and Predistortion to Tolerate Cell-to-Cell Interference in MLC nand Flash Memory , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[5]  Abbas El Gamal,et al.  Network Information Theory , 2021, 2021 IEEE 3rd International Conference on Advanced Trends in Information Theory (ATIT).

[6]  Thomas M. Cover,et al.  Network Information Theory , 2001 .

[7]  Brian M. Kurkoski.  Rewriting flash memories and dirty-paper coding , 2013, 2013 IEEE International Conference on Communications (ICC).

[8]  Ashish Jagmohan,et al.  Coding for Multilevel Heterogeneous Memories , 2010, 2010 IEEE International Conference on Communications.

[9]  Yan Li,et al.  A 16 Gb 3-Bit Per Cell (X3) NAND Flash Memory on 56 nm Technology With 8 MB/s Write Rate , 2009, IEEE Journal of Solid-State Circuits.

[10]  Jaekyun Moon,et al.  Statistical Characterization of Noise and Interference in NAND Flash Memory , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Abbas El Gamal,et al.  On the capacity of computer memory with defects , 1983, IEEE Trans. Inf. Theory.

[12]  Jae-Duk Lee,et al.  Effects of floating-gate interference on NAND flash memory cell operation , 2002, IEEE Electron Device Letters.

[13]  Yitzhak Birk,et al.  Constrained Flash memory programming , 2011, 2011 IEEE International Symposium on Information Theory Proceedings.

[14]  Chris Heegard.  Partitioned linear block codes for computer memory with 'stuck-at' defects , 1983, IEEE Trans. Inf. Theory.

[15]  B. V. K. Vijaya Kumar,et al.  Coding for memory with stuck-at defects , 2013, 2013 IEEE International Conference on Communications (ICC).

[16]  David A. Patterson,et al.  Computer Architecture - A Quantitative Approach (4. ed.) , 2007 .

[17]  Krishna Parat,et al.  25nm 64Gb MLC NAND technology and scaling challenges invited paper , 2010, 2010 International Electron Devices Meeting.

[18]  Max H. M. Costa,et al.  Writing on dirty paper , 1983, IEEE Trans. Inf. Theory.

[19]  Yeong-Taek Lee,et al.  A Zeroing Cell-to-Cell Interference Page Architecture With Temporary LSB Storing and Parallel MSB Program Scheme for MLC NAND Flash Memories , 2008, IEEE Journal of Solid-State Circuits.

[20]  Richard D. Wesel,et al.  Soft Information for LDPC Decoding in Flash: Mutual-Information Optimized Quantization , 2011, 2011 IEEE Global Telecommunications Conference - GLOBECOM 2011.

[21]  K. Prall.  Scaling Non-Volatile Memory Below 30nm , 2007, 2007 22nd IEEE Non-Volatile Semiconductor Memory Workshop.

[22]  A. Inoue,et al.  A 70 nm 16 Gb 16-Level-Cell NAND flash Memory , 2008, IEEE Journal of Solid-State Circuits.

[23]  Young-Ho Lim,et al.  A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme , 1995 .

[24]  B. V. K. Vijaya Kumar,et al.  Modulation coding for flash memories , 2013, 2013 International Conference on Computing, Networking and Communications (ICNC).

[25]  B. V. K. Vijaya Kumar,et al.  Verify level control criteria for multi-level cell flash memories and their applications , 2012, EURASIP J. Adv. Signal Process..