Embedded computing architecture with dynamic hardware reconfiguration for intelligent automotive systems

L’omnipresence des calculateurs electroniques a conduit l’industrie automobile a faire face a de nouvelles exigences de securite et de performances pour integrer les nouvelles applications du domaine. Il est maintenant reconnu que les circuits logiques reconfigurables repondent aux exigences de performances de traitement, de flexibilite et aux tendances industrielles sur la reduction du cout du produit. Nous demontrons dans cette these l’interet des nouvelles architectures reconfigurable dynamiquement dans le domaine de l’automobile et plus generalement dans le domaine de la surete de fonctionnement. L’utilisation de calculateurs reconfigurables dynamiquement permet de reduire le nombre de calculateurs et de diminuer les couts de mise en œuvre. Malheureusement ces architectures sont tres sensibles aux radiations et donc aux erreurs. Nous proposons, dans ce travail, des mecanismes de tolerances aux fautes faibles couts pour palier a ce probleme. En realisant une detection de fautes sur les calculateurs reconfigurables et en la couplant avec un mecanisme de migration des tâches (materielles et logicielles), il est alors possible d’augmenter de facon significative la robustesse du systeme, tout en conservant des performances optimales.

[1]  Suge Yue,et al.  FITVS: A FPGA-Based Emulation Tool For High-Efficiency Hardness Evaluation , 2008, 2008 IEEE International Symposium on Parallel and Distributed Processing with Applications.

[2]  Gordon E. Moore,et al.  Progress in digital integrated electronics , 1975 .

[3]  Edward J. McCluskey,et al.  Column-Based Precompiled Configuration Techniques for FPGA , 2001, The 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'01).

[4]  Susan Xu,et al.  A Multi-MicroBlaze Based SOC System: From SystemC Modeling to FPGA Prototyping , 2008, 2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping.

[5]  Fabrizio Ferrandi,et al.  SyCERS: a SystemC Design Exploration Framework for SoC Reconfigurable Architecture , 2006, ERSA.

[6]  Edward J. McCluskey,et al.  Permanent fault repair for FPGAs with limited redundant area , 2001, Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[7]  A. D. Houghton.  The Engineer’s Error Coding Handbook , 1997, Springer US.

[8]  L. Carro,et al.  New Techniques for Improving the Performance of the Lockstep Architecture for SEEs Mitigation in FPGA Embedded Processors , 2009, IEEE Transactions on Nuclear Science.

[9]  Alexandre Augusto Coelho,et al.  Fault-tolerance in FPGA's through CRC voting , 2008, SBCCI '08.

[10]  Marco D. Santambrogio,et al.  HARPE: A Harvard-based processing element tailored for partial dynamic reconfigurable architectures , 2008, 2008 IEEE International Symposium on Parallel and Distributed Processing.

[11]  Fernanda Gusmão de Lima Kastensmidt,et al.  Synchronizing triple modular redundant designs in dynamic partial reconfiguration applications , 2008, SBCCI '08.

[12]  Jürgen Becker,et al.  New dimensions for multiprocessor architectures: On demand heterogeneity, infrastructure and performance through reconfigurability — the RAMPSoC approach , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[13]  Narayanan Vijaykrishnan,et al.  FLAW: FPGA lifetime awareness , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[14]  Mike Peattie.  Two Flows for Partial Reconfiguration: Module Based or Small Bit Manipulations , 2000 .

[15]  R. Koga,et al.  Single event functional interrupt (SEFI) sensitivity in microcircuits , 1997, RADECS 97. Fourth European Conference on Radiation and its Effects on Components and Systems (Cat. No.97TH8294).

[16]  Marco Lanuzza,et al.  An Efficient and Low-Cost Design Methodology to Improve SRAM-Based FPGA Robustness in Space and Avionics Applications , 2009, ARC.

[17]  Austin Lesea,et al.  Continuing Experiments of Atmospheric Neutron Effects on Deep Submicron Integrated Circuits , 2008 .

[18]  William S. Carter,et al.  Third-generation architecture boosts speed and density of field-programmable gate arrays , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[19]  Gianluca Palermo,et al.  A Modular Approach to Model Heterogeneous MPSoC at Cycle Level , 2008, 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools.

[20]  Dionisios N. Pnevmatikatos,et al.  A novel SRAM-based FPGA architecture for efficient TMR fault tolerance support , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[21]  Michael Nicolaidis.  Time redundancy based soft-error tolerance to rescue nanometer technologies , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[22]  Fabienne Nouvel,et al.  Power Line Communication standards for in-vehicle networks , 2009 .

[23]  Steven Trimberger.  Effects of FPGA Architecture on FPGA Routing , 1995, 32nd Design Automation Conference.

[24]  Hiroyuki Kawai,et al.  Tile-Based Fault Tolerant Approach Using Partial Reconfiguration , 2009, ARC.

[25]  Tomoyuki Ishida,et al.  A novel states recovery technique for the TMR softcore processor , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[26]  Charles E. Stroud,et al.  Single Event Upset Detection and Correction in Virtex-4 and Virtex-5 FPGAs , 2009, CATA.

[27]  J. N. Tombs,et al.  Noninvasive Fault Classification, Robustness and Recovery Time Measurement in Microprocessor-Type Architectures Subjected to Radiation-Induced Errors , 2009, IEEE Transactions on Instrumentation and Measurement.

[28]  Dhiraj K. Pradhan,et al.  Roll-forward and rollback recovery: performance-reliability trade-off , 1994, Proceedings of IEEE 24th International Symposium on Fault- Tolerant Computing.

[29]  M. Caffrey,et al.  Correcting single-event upsets through virtex partial configuration , 2000 .

[30]  Tobias Bjerregaard,et al.  A survey of research and practices of Network-on-chip , 2006, CSUR.

[31]  Lars Braun,et al.  An adaptive and scalable multiprocessor system For Xilinx FPGAs using minimal sized processor cores , 2008, 2008 IEEE International Symposium on Parallel and Distributed Processing.

[32]  Luca Fossati,et al.  High-Level Modeling and Exploration of Reconfigurable MPSoCs , 2008, 2008 NASA/ESA Conference on Adaptive Hardware and Systems.

[33]  Sébastien Pillement,et al.  A Fault-Tolerant Layer for Dynamically Reconfigurable Multi-processor System-on-Chip , 2009, 2009 International Conference on Reconfigurable Computing and FPGAs.

[34]  Christian Haubelt,et al.  Basic OS Support for Distributed Reconfigurable Hardware , 2004, SAMOS.

[35]  Souvik Mahapatra,et al.  Performance and hot-carrier reliability of 100 nm channel length jet vapor deposited Si/sub 3/N/sub 4/ MNSFETs , 2001 .

[36]  Luigi Carro,et al.  Designing fault tolerant systems into SRAM-based FPGAs , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).