Compact, low-voltage, low-power and high-bandwidth CMOS four-quadrant analog multiplier

In this paper, a new compact, low power and low voltage structure for CMOS analog multiplier is proposed. All of them are implemented using a compact circuit. The circuit is designed and analyzed in 0.18µm CMOS process model. Simulation results for the circuit with a 1.2V single supply show that it consumes only 25µw quiescent power with 2GHz bandwidth and 1.5% THD.

[1]  Andreas Demosthenous,et al.  Low-voltage MOS linear transconductor/squarer and four-quadrant multiplier for analog VLSI , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Chutham Sawigun,et al.  A 1.5V, wide-input range, high-bandwidth, CMOS four-quadrant analog multiplier , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[3]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[5]  Montree Kumngern,et al.  Versatile Dual-Mode Class-AB Four-Quadrant Analog Multiplier , 2008 .

[6]  Abdollah Khoei,et al.  High Speed, Low Power Four-Quadrant CMOS Current-Mode Multiplier , 2007, 2007 14th IEEE International Conference on Electronics, Circuits and Systems.

[7]  Zheng Li,et al.  A low-power CMOS analog multiplier , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  A. Demosthenous,et al.  A low-voltage, low-power, high-linearity cmos four-quadrant analog multiplier , 2007, 2007 18th European Conference on Circuit Theory and Design.

[9]  Chutham Sawigun,et al.  Compact low-voltage CMOS four-quadrant analogue multiplier , 2006 .