An MDAC architecture with low sensitivity to finite opamp gain

An architecture for MDAC stages with low sensitivity to finite opamp gain is proposed, that allows designing high-precision pipeline ADCs in deep submicron technologies. The standard MDAC architecture is modified by inserting a voltage follower in the feedback path, and zero gain error is achieved if a relationship between the gain of the main opamp and of the opamp used in the voltage follower is satisfied. Simulations using 65-nm CMOS technology are presented to assess the validity of the proposed solution, that allows achieving low sensitivity to finite opamp gain even in case of mismatches in the relationship between the gains of the opamps.

[1]  Ramón González Carvajal,et al.  The flipped voltage follower: a useful cell for low-voltage low-power circuit design , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Mahmoud Kamarei,et al.  1.5-bit mismatch-insensitive MDAC with reduced input capacitive loading , 2009 .

[3]  Andrew Morgan,et al.  A 16-bit 250-MS/s IF Sampling Pipelined ADC With Background Calibration , 2010, IEEE Journal of Solid-State Circuits.

[4]  Jipeng Li,et al.  A 1.8-V 67-mW 10-bit 100-MS/s pipelined ADC using time-shifted CDS technique , 2004 .

[5]  Soon-Jyh Chang,et al.  A 10-bit 60-MS/s Low-Power Pipelined ADC With Split-Capacitor CDS Technique , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  R. Castello,et al.  A ratio-independent algorithmic analog-to-digital conversion technique , 1984, IEEE Journal of Solid-State Circuits.

[7]  T. Yamaji,et al.  55-mW 200-MSPS 10-bit pipeline ADCs for wireless receivers , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[8]  Alessandro Trifiletti,et al.  Unity-Gain Amplifier With Theoretically Zero Gain Error , 2008, IEEE Transactions on Instrumentation and Measurement.

[9]  Francesco Centurelli,et al.  A distortion model for pipeline Analog-to-Digital converters , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[10]  Franco Maloberti,et al.  SC amplifier and SC integrator with an accurate gain of 2 , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Trond Ytterdal,et al.  Analog Circuit Design in Nanoscale CMOS Technologies , 2009, Proceedings of the IEEE.

[12]  J. Jacob Wikner,et al.  CMOS Data Converters for Communications , 2000 .

[13]  T. R. Viswanathan,et al.  Switched-capacitor circuits with reduced sensitivity to amplifier gain , 1987 .