+/- 0.9V switched-capacitor CMOS multiplier with rail-to-rail input
暂无分享,去创建一个
An analogue, fully differential, switched capacitor CMOS multiplier with rail-to-rail input capability is presented, together with simulation results. The multiplier can operate at a clock frequency of 10 MHz when operated from a ±0.9 V power supply. Special attention has been given to the minimisation of clock feedthrough errors and also to achieve a low common mode voltage error at the output. The latter makes the device suitable for use in correlators with large integration periods.
[1] Shen-Iuan Liu. Low voltage CMOS four-quadrant multiplier , 1994 .
[2] Franco Maloberti,et al. Low-voltage CMOS four-quadrant analogue multiplier for RF applications , 1998 .
[3] H. Melchior,et al. Four-quadrant CMOS analogue multiplier , 1984 .
[4] T. Enomoto,et al. Integrated MOS four-quadrant analog multiplier using switched capacitor technology for analog signal processor ICs , 1985 .
[5] Shen-IuanLiu,et al. Low-voltage CMOS four-quadrant multiplier , 1997 .