A new methodology for accurate predictive robustness analysis of designs implemented in SRAM-based FPGAs

An increasing number of applications rely on embedded systems for a correct behavior or user interaction. Many of these systems are today considered critical (for safety, security … or just for competitiveness), but cannot be expensive and often need flexibility. SRAM-based FPGAs are good candidates to implement such systems but their main disadvantage is their relatively high probability of application failure due to environmental or malicious perturbations. We propose in this paper a new approach to accurately evaluate the probability of application failure when errors occur in the configuration SRAM. The approach is based on a database created from field data and used to evaluate at design time the robustness of a given circuit without resorting to costly equipments such as lasers or particle beams.

[1]  Sergio D'Angelo,et al.  Evaluation of Single Event Upset Mitigation Schemes for SRAM based FPGAs using the FLIPPER Fault Injection Platform , 2007, 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007).

[2]  L. Sterpone,et al.  A New Partial Reconfiguration-Based Fault-Injection System to Evaluate SEU Effects in SRAM-Based FPGAs , 2007, IEEE Transactions on Nuclear Science.

[3]  Sergio D'Angelo,et al.  A tool for injecting SEU-like faults into the configuration control mechanism of Xilinx Virtex FPGAs , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.

[4]  R. Leveugle,et al.  A methodology and tool for predictive analysis of configuration bit criticality in SRAM-based FPGAS: Experimental results , 2009, 2009 3rd International Conference on Signals, Circuits and Systems (SCS).

[5]  Jiri Gaisler.  A portable and fault-tolerant microprocessor based on the SPARC v8 architecture , 2002, Proceedings International Conference on Dependable Systems and Networks.

[6]  Cristiana Bolchini,et al.  A Fault Analysis and Classifier Framework for Reliability-Aware SRAM-Based FPGA Systems , 2009, 2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[7]  Mihalis Psarakis,et al.  A low-cost SEU fault emulation platform for SRAM-based FPGAs , 2006, 12th IEEE International On-Line Testing Symposium (IOLTS'06).

[8]  Sergio D'Angelo,et al.  A fault injection tool for SRAM-based FPGAs , 2003, 9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003..

[9]  Régis Leveugle,et al.  Using run-time reconfiguration for fault injection in hardware prototypes , 2000, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..

[10]  R. Leveugle,et al.  Using run-time reconfiguration for fault injection applications , 2001, IMTC 2001. Proceedings of the 18th IEEE Instrumentation and Measurement Technology Conference. Rediscovering Measurement in the Age of Informatics (Cat. No.01CH 37188).

[11]  Frédéric Valette,et al.  Detailed Analyses of Single Laser Shot Effects in the Configuration of a Virtex-II FPGA , 2008, 2008 14th IEEE International On-Line Testing Symposium.

[12]  Régis Leveugle,et al.  Configuration errors analysis in SRAM-based FPGAs: Software tool and practical results , 2007, Microelectron. Reliab..

[13]  Luca Sterpone,et al.  On the design of tunable fault tolerant circuits on SRAM-based FPGAs for safety critical applications , 2008, 2008 Design, Automation and Test in Europe.