论文信息 - A 70 Mb/s variable-rate 1024-QAM cable receiver IC with integrated 10 b ADC and FEC decoder

A 70 Mb/s variable-rate 1024-QAM cable receiver IC with integrated 10 b ADC and FEC decoder

A variable-rate IF-sampled QAM receiver integrated circuit operates at symbol rates from 1 to 7 MBaud in 4, 16, 32, 64, 128, 256, and 1024-QAM. The QAM receiver is a monolithic mixed-signal device implemented in a 0.5 /spl mu/m triple-level metal single-poly CMOS process. The device incorporates a 10b A/D converter, analog PLLs, interpolating demodulator, square-root raised cosine receive filters, timing/carrier recovery loops, 20-tap complex equalizer, and a Reed-Solomon forward error correction (FEC) decoder that is compliant with European digital video broadcasting (DVB) and Digital Audio-Visual Council (DAVIC) standards. Applications of this QAM receiver include digital cable-TV set-top terminals, cable modems, and digital microwave radios.

[1] John L. Ramsey. Realization of optimum interleavers , 1970, IEEE Trans. Inf. Theory.

[2] H. Samueli,et al. A 200-MHz all-digital QAM modulator and demodulator in 1.2- mu m CMOS for digital radio applications , 1991 .

[3] Venceslav F. Kroupa,et al. A 200 MHz Quadrature Digital Synthesizer/Mixer in 0.8 m CMOS , 1999 .

[4] H. Samueli,et al. A 200 MHz quadrature digital synthesizer/mixer in 0.8 /spl mu/m CMOS , 1995 .

[5] T. Ramstad. Digital methods for conversion between arbitrary sampling frequencies , 1984 .

[6] A. Leclert,et al. Universal Carrier Recovery Loop for QASK and PSK Signal Sets , 1983, IEEE Trans. Commun..

[7] K. Bult,et al. A 170 mW 10 b 50 Msample/s CMOS ADC in 1 mm/sup 2/ , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[8] Kamran Eshraghian,et al. Principles of CMOS VLSI Design: A Systems Perspective , 1985 .