On the systematic method of conditional control program execution by a PLC

The paper presents an original idea of the selective control program execution that allows significant response time reduction. The exhaustive analysis of the PLC program performance is given. An analytic approach explains the idea of the selective control program evaluation and gives the requirements for its feasibility. There is presented a systematic and formal method of program analysis based on a data flow graph approach. The method generates acyclic graph from the control program that is subject of optimization, variable allocation and instruction generation. The graph approach allows determining variables dependencies and task partitioning required by selective program execution. The method utilize the hardware supported variable changes detection. It is transparent for system operation and enables evaluation of blocks that require update.

[1]  Fabio Somenzi,et al.  Logic synthesis and verification algorithms , 1996 .

[2]  M. Chmiel.  On reducing PLC response time , 2008 .

[3]  Wook Hyun Kwon,et al.  An architecture of the RISC processor for programmable controllers , 1994, Proceedings of IECON'94 - 20th Annual Conference of IEEE Industrial Electronics.

[4]  B.H. Krogh,et al.  Design recovery for relay ladder logic , 1993, IEEE Control Systems.

[5]  Michael Tiegelkamp,et al.  IEC 61131-3: Programming Industrial Automation Systems: Concepts and Programming Languages, Requirements for Programming Systems, Decision-Making Aids , 2001 .

[6]  Yan Yi,et al.  An optimizing compiler method to avoid partial invalid PLC instructions , 2010, 2010 IEEE International Symposium on Industrial Electronics.

[7]  Daniel D. Gajski,et al.  High ― Level Synthesis: Introduction to Chip and System Design , 1992 .

[8]  Jerzy Klamka,et al.  Controllability of dynamical systems. A survey , 2013 .

[9]  Niklaus Wirth,et al.  Algorithms + Data Structures = Programs , 1976 .

[10]  J. Klamka.  Controllability of dynamical systems , 1991, Mathematica Applicanda.

[11]  Edward Curry,et al.  Approximate semantic matching of heterogeneous events , 2012, DEBS.

[12]  Tomasz Klopot,et al.  Flexible function block implementation of the balance-based adaptive controller as the potential alternative for PID-based industrial applications , 2014 .

[13]  Stephen A. Edwards,et al.  A disruptive computer design idea: Architectures with repeatable timing , 2009, 2009 IEEE International Conference on Computer Design.

[14]  Adam Milik,et al.  On FPGA dedicated SFC synthesis and implementation according to IEC61131 , 2014, 2014 International Conference on Signals and Electronic Systems (ICSES).

[15]  Adam Milik,et al.  On Translation of LD, IL and SFC Given According to IEC-61131 for Hardware Synthesis of Reconfigurable Logic Controller , 2014 .

[17]  Niklaus Wirth,et al.  Algorithms & data structures , 1985 .

[18]  Adam Milik,et al.  Central Processing Units for PLC implementation in Virtex-4 FPGA , 2011 .

[19]  Edward Hrynkiewicz,et al.  Concurrent operation of processors in the bit-byte CPU of a PLC , 2010 .

[20]  G Valencia-Palomo,et al.  Programmable logic controller implementation of an auto-tuned predictive control based on minimal plant information. , 2011, ISA transactions.

[21]  Kazuo Yamazaki,et al.  A study on the generation of silicon-based hardware Plc by means of the direct conversion of the ladder diagram to circuit design language , 2010 .