Functional and I/sub DDQ/ testing on a static RAM

A layout defect analysis was performed on an 8K*8 static RAM. Simulations were done to determine the electrical behavior and detection possibilities of the defects. The authors introduce a test pattern for functional testing of SRAMs. It was found, by testing more than 7000 devices, that this 6N march pattern produces the same results as a 13N pattern in over 99.9% of the tested devices. Because of this, the 6N algorithm can be used in special applications, such as embedded SRAMS and RAMs with built-in self test, where it can decrease the area overhead for the different blocks. A theoretical analysis predicted the presence of RAM states in which I/sub DDQ/ would be elevated. The practical results have clearly shown the existence of I/sub DDQ/ states in a six-transistor cell. In the 8K*8 SRAM used, all I/sub DDQ/ faults in the memory matrix will also result in a functional error, owing to destructive readout. It was found that there are I/sub DDQ/ faults in the periphery of the 8K*8 SRAM which do not show a functional error. By use of the I/sub DDQ/ test, a problem in the X-decoders was found. clearly demonstrating the relevance of the I/sub DDQ/ testing to product engineering.<<ETX>>

[1]  Mark W. Levi,et al.  CMOS Is Most Testable , 1981, International Test Conference.

[2]  Charles F. Hawkins,et al.  Electrical Characteristics and Testing Considerations for Gate Oxide Shorts in CMOS ICs , 1985, ITC.

[3]  Charles F. Hawkins,et al.  Reliability and Electrical Properties of Gate Oxide Shorts in CMOS ICs , 1986, ITC.

[4]  Yashwant K. Malaiya,et al.  A New Fault Model and Testing Technique for CMOS Devices , 1982, International Test Conference.

[5]  Wojciech Maly,et al.  Built-in current testing-feasibility study , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[6]  Wojciech Maly,et al.  Test generation for current testing , 1989, [1989] Proceedings of the 1st European Test Conference.

[7]  John Paul Shen,et al.  Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.

[8]  Frans P. M. Beenker,et al.  Fault modeling and test algorithm development for static random access memories , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.