A hybrid dual-core Reconfigurable Processor for EBCOT tier-1 encoder in JPEG2000 on next generation of digital cameras

In this paper, we present a JPEG2000 EBCOT tier-1 encoder based on a hybrid dual-core processor composed of a coarse-grained Dynamically Reconfigurable Processor (DRP) and an ARM core targeting next generation of cameras. The complete EBCOT tier-1 encoder is partitioned into two tasks and mapped onto the two cores respectively according to different potentials of the two processors. A Partial Parallel Architecture (PPA) for the Context Modeling (CM) is employed which can be easily tailored for DRP implementation for higher performance. The Arithmetic Encoder (AE) has been optimized as well, with a shared Dual-Port RAM (DPRAM) acting as the communication intermediate between the two cores. For the entire application, the two tasks can be pipelined via the global DPRAM for better performance. Simulation results show that the resulting architecture provides throughput reaching up to 40fps for a 256×256 8-bit grayscale standard Lena test image and shows its advantage compared with some DSP&VLIW applications. In addition, this hybrid processor also shows its high potential for implementing the complete JPEG2000 encoder on it targeting next generation of camera applications.

[1]  Xin Zhao,et al.  A novel high-efficiency partial-parallel context modeling architecture for EBCOT in JPEG2000 , 2009, 2009 IEEE International SOC Conference (SOCC).

[2]  Xin Zhao,et al.  An ILP formulation for task mapping and scheduling on multi-core architectures , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[3]  Jie Guo,et al.  Memory-efficient architecture including DWT and EC for JPEG2000 , 2008, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology.

[4]  Dong Sun Park,et al.  Enhanced Renormalization Algorithm in MQ-Coder of JPEG2000 , 2007, 2007 International Symposium on Information Technology Convergence (ISITC 2007).

[5]  Fadi J. Kurdahi,et al.  A scalable embedded JPEG 2000 architecture , 2007, J. Syst. Archit..

[6]  Fadi J. Kurdahi,et al.  A Scalable Embedded JPEG2000 Architecture , 2005, SAMOS.

[7]  Youn-Long Lin,et al.  A hardware accelerator IP for EBCOT tier-1 coding in JPEG2000 standard , 2004, 2nd Workshop onEmbedded Systems for Real-Time Multimedia, 2004. ESTImedia 2004..

[8]  Sung-Jea Ko,et al.  Fast DSP implementation of JPEG2000 , 2004, 2004 IEEE Region 10 Conference TENCON 2004..

[9]  S. Nooshabadi,et al.  High speed VLSI architecture for bit plane encoder of JPEG2000 , 2004, The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04..

[10]  Oliver P. Sohm,et al.  Optimizing the JPEG2000 binary arithmetic encoder for VLIW architectures , 2004, 2004 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[11]  Jason Fritts,et al.  EBCOT coprocessing architecture for JPEG2000 , 2004, IS&T/SPIE Electronic Imaging.

[12]  Dinesh Bhatia,et al.  FPGA based EBCOT architecture for JPEG 2000 , 2003, Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798).

[13]  Liang-Gee Chen,et al.  Analysis of EBCOT decoding algorithm and its VLSI implementation for JPEG 2000 , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[14]  Jen-Shiun Chiang,et al.  Efficient pass-parallel architecture for EBCOT in JPEG2000 , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[15]  Chaitali Chakrabarti,et al.  A high performance JPEG2000 architecture , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[16]  Gianluca Piccinini,et al.  Reconfigurable coprocessor based JPEG 2000 implementation , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[17]  David S. Taubman,et al.  High performance scalable image compression with EBCOT , 1999, Proceedings 1999 International Conference on Image Processing (Cat. 99CH36348).

[18]  Tughrul Arslan,et al.  The Reconfigurable Instruction Cell Array , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Chih-Hsien Hsia,et al.  High Efficiency EBCOT with Parallel Coding Architecture for JPEG2000 , 2006, EURASIP J. Adv. Signal Process..

[20]  Zhang Qian-ling,et al.  Analysis and Architecture Design of EBCOT in JPEG2000 , 2006 .

[21]  Ryan A. DeVille,et al.  Design and Tradeoff Analysis of JPEG 2000 on Hardware-Reconfigurable Systems , 2005 .

[22]  Faouzi Kossentini,et al.  JasPer: a software-based JPEG-2000 codec implementation , 2000, Proceedings 2000 International Conference on Image Processing (Cat. No.00CH37101).

[23]  Gadiel Seroussi,et al.  Embedded block coding in JPEG2000 , 2000, Proceedings 2000 International Conference on Image Processing (Cat. No.00CH37101).