A 5+ 1-lane 3–10 Gbps 3.5 mW/Gb/s source synchronous receiver in 65 nm CMOS technology

AbstractIn this paper, a 3–10 Gbps source synchronous receiver macro in 65 nm CMOS technology is presented. The receiver consists of 5 data lanes and a forwarded clock lane, featuring a wide frequency operating range. In the forwarded clock lane, a duty cycle correction loop is implemented to cancel the clock duty cycle distortion. A DLL with a wide locking range from 1 to 6 GHz is designed to generate quadrature clocks. Time-averaging is used to improve clock quality. A linear equalizer with level shift and offset cancellation is implemented in the DC coupled data lane, which compensates the channel loss and shifts the data DC level to accommodate NMOS input amplifier to save power. The phase interpolator based CDR design is optimized and a ring counter based phase interpolator controller is implemented to realize the phase rotation. The power consumption for the 5+ 1 lane RX PHY core running at 10 Gbps is 175 mW or 3.5 mW/Gbps under 1.2 V power supply, achieving a BER < 1e-12.

[1]  Thomas Toifl,et al.  A 4.5 mW/Gb/s 6.4 Gb/s 22+1-Lane Source Synchronous Receiver Core With Optional Cleanup PLL in 65 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[2]  J.G. Maneatis,et al.  Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[3]  Pavan Kumar Hanumolu,et al.  An 8×3.2Gb/s Parallel Receiver with Collaborative Timing Recovery , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[4]  R. Mooney,et al.  A Low-Jitter PLL and Repeaterless Clock Distribution Network for a 20Gb/s Link , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[5]  M.Y. He,et al.  A CMOS mixed-signal clock and data recovery circuit for OIF CEI-6G+ backplane transceiver , 2006, IEEE Journal of Solid-State Circuits.

[6]  Zhihua Wang,et al.  A novel clock and data recovery scheme for 10Gbps source synchronous receiver in 65nm CMOS , 2012, 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS).

[7]  Gu-Yeon Wei,et al.  An 8$\,\times\,$ 5 Gb/s Parallel Receiver With Collaborative Timing Recovery , 2009, IEEE Journal of Solid-State Circuits.

[8]  Sanjeev K. Maheshwari,et al.  An 8.0-Gb/s HyperTransport Transceiver for 32-nm SOI-CMOS Server Processors , 2012, IEEE Journal of Solid-State Circuits.

[9]  N. Kurd,et al.  Next Generation Intel¯ Core™ Micro-Architecture (Nehalem) Clocking , 2009, IEEE Journal of Solid-State Circuits.