ESD failure mechanism and optimiztion for the LDMOS with low on-resistance and large geometric array used as output device

In this work, a novel ESD failure mechanism for the LDMOS with low on-resistance and large geometric array used as output device is presented. A novel structure based on the failure mechanism is also proposed to improve its ESD robustness. The secondary break current (It2) of the modified LDMOS is increased by almost 50% without changing other characteristics basically.

[1]  Farzan Farbiz,et al.  Novel area-efficient techniques for improving ESD performance of Drain extended transistors , 2014, 2014 IEEE International Reliability Physics Symposium.

[2]  Ming-Dou Ker,et al.  Improving Safe Operating Area of nLDMOS Array With Embedded Silicon Controlled Rectifier for ESD Protection in a 24-V BCD Process , 2011, IEEE Transactions on Electron Devices.

[3]  B. K. Boksteen,et al.  The boost transistor: A field plate controlled LDMOST , 2015, 2015 IEEE 27th International Symposium on Power Semiconductor Devices & IC's (ISPSD).

[4]  P. Cochat,et al.  Et al , 2008, Archives de pediatrie : organe officiel de la Societe francaise de pediatrie.

[5]  Alvin J. Joseph,et al.  Lateral tapered active field-plate LDMOS device for 20V application in thin-film SOI , 2013, 2013 25th International Symposium on Power Semiconductor Devices & IC's (ISPSD).

[6]  M. Shrivastava,et al.  A Review on the ESD Robustness of Drain-Extended MOS Devices , 2012, IEEE Transactions on Device and Materials Reliability.

[7]  Sudeb Dasgupta,et al.  Analytical Modeling of a Double Gate MOSFET Considering Source/Drain Lateral Gaussian Doping Profile , 2013, IEEE Transactions on Electron Devices.

[8]  Quan Chen,et al.  An Efficient Transient Electro-Thermal Simulation Framework for Power Integrated Circuits , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.