An FPGA-Based High-Speed Error Resilient Data Aggregation and Control for High Energy Physics Experiment

Due to the dramatic increase of data volume in modern high energy physics (HEP) experiments, a robust high-speed data acquisition (DAQ) system is very much needed to gather the data generated during different nuclear interactions. As the DAQ works under harsh radiation environment, there is a fair chance of data corruption due to various energetic particles like alpha, beta, or neutron. Hence, a major challenge in the development of DAQ in the HEP experiment is to establish an error resilient communication system between front-end sensors or detectors and back-end data processing computing nodes. Here, we have implemented the DAQ using field-programmable gate array (FPGA) due to some of its inherent advantages over the application-specific integrated circuit. A novel orthogonal concatenated code and cyclic redundancy check (CRC) have been used to mitigate the effects of data corruption in the user data. Scrubbing with a 32-b CRC has been used against error in the configuration memory of FPGA. Data from front-end sensors will reach to the back-end processing nodes through multiple stages that may add an uncertain amount of delay to the different data packets. We have also proposed a novel memory management algorithm that helps to process the data at the back-end computing nodes removing the added path delays. To the best of our knowledge, the proposed FPGA-based DAQ utilizing optical link with channel coding and efficient memory management modules can be considered as first of its kind. Performance estimation of the implemented DAQ system is done based on resource utilization, bit error rate, efficiency, and robustness to radiation.

[1]  Luigi Carro,et al.  On the optimal design of triple modular redundancy logic for SRAM-based FPGAs , 2005, Design, Automation and Test in Europe.

[2]  Alper Demir Noise Analysis for Optical Fiber Communication Systems , 2003, ICCAD 2003.

[3]  Dionisios N. Pnevmatikatos,et al.  A novel SRAM-based FPGA architecture for efficient TMR fault tolerance support , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[4]  Martin E. Fraeman,et al.  Harsh environments : space radiation environment, effects, and mitigation , 2008 .

[5]  Adrish Banerjee,et al.  VHDL implementation of two-state multiple turbo codes , 2010, 2010 National Conference On Communications (NCC).

[6]  Suman Sau,et al.  Internal monitoring of GBTx emulator using IPbus for CBM experiment , 2015, Symposium on Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments (WILGA).

[7]  Amlan Chakrabarti,et al.  FPGA Implementation of High Speed Latency Optimized Optical Communication System Based on Orthogonal Concatenated Code , 2015, 2015 IEEE 24th Asian Test Symposium (ATS).

[8]  C. Bohm,et al.  An FPGA- Based General-Purpose Data Acquisition Controller , 2005, IEEE Transactions on Nuclear Science.

[9]  E. V. Atkin,et al.  Development and experimental study of the readout ASIC for muon chambers of the CBM experiment , 2016 .

[10]  Lu Li,et al.  FPGA based high speed data transmission with optical fiber in trigger system of BESIII , 2007, 2007 IEEE Nuclear Science Symposium Conference Record.

[11]  Csaba Soos,et al.  The ALICE C-RORC GBT card, a prototype readout solution for the ALICE upgrade , 2016, 2016 IEEE-NPSS Real Time Conference (RT).

[12]  Robert Szczygiel,et al.  A protocol for hit and control synchronous transfer for the front-end electronics at the CBM experiment , 2016 .

[13]  Xing Kefei,et al.  Performance of RS-Turbo concatenated code in AOS , 2013, 2013 IEEE 11th International Conference on Electronic Measurement & Instruments.

[14]  G. David Forney,et al.  Concatenated codes , 2009, Scholarpedia.

[15]  Chuan Liu,et al.  A design of fibre channel node with PCI interface , 2013, 2013 IEEE International Instrumentation and Measurement Technology Conference (I2MTC).

[16]  Jan Hoffmann,et al.  Design and implementation of a data transfer protocol via optical fiber , 2010, 2010 17th IEEE-NPSS Real Time Conference.

[17]  C. Mattihalli Design and realization of Serial Front Panel Data Port (SFPDP) protocol , 2012, 2012 2nd International Conference on Consumer Electronics, Communications and Networks (CECNet).

[18]  Zeljko Zilic,et al.  An FPGA implementation for a high-speed optical link with a PCIe interface , 2012, 2012 IEEE International SOC Conference.

[19]  Robert S. Swarz,et al.  Reliable Computer Systems: Design and Evaluation , 1992 .

[20]  Tanya Vladimirova,et al.  Detection of Silent Data Corruption in fault-tolerant distributed systems on board spacecraft , 2014, 2014 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).

[21]  K. Deergha Rao,et al.  Channel Coding Techniques for Wireless Communications , 2015 .

[22]  Krikor B. Ozanyan,et al.  Field-programmable data acquisition and processing channel for optical tomography systems , 2005 .

[23]  T. Bukki,et al.  Development of an FPGA-Based Data Acquisition Module for Small Animal PET , 2006, IEEE Transactions on Nuclear Science.