Decrease of Parasitic Capacitance for Improvement of RF Performance of Multi-finger MOSFETs in 90-nm CMOS Technology

In this paper, the RF characteristics of multi-finger MOSFETs were improved by decreasing the parasitic capacitance in spite of increased gate resistance in a 90-nm CMOS technology. Two types of device structures were designed to compare the parasitic capacitance in the gate-to-source (C gs ) and gate-to-drain (C gd ) configurations. The radio frequency (RF) performance of multi-finger MOSFETs, such as cut-off frequency (f T ) and maximum-oscillation frequency (f max ) improved by approximately 10% by reducing the parasitic capacitance about 8.2% while maintaining the DC performance.

[1]  Seonghearn Lee,et al.  Parameter extraction technique for the small-signal equivalent circuit model of microwave silicon MOSFETs , 1997, 1997 Proceedings IEEE/Cornell Conference on Advanced Concepts in High Speed Semiconductor Devices and Circuits.

[2]  T. Ohguro,et al.  Future perspective and scaling down roadmap for RF CMOS , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[3]  R. van Langevelde,et al.  RF-CMOS performance trends , 2001 .

[4]  Hyungcheol Shin,et al.  A simple and analytical parameter-extraction method of a microwave MOSFET , 2002 .

[5]  Yean-Kuen Fang,et al.  Effect of extrinsic impedance and parasitic capacitance on figure of merit of RF MOSFET , 2005, IEEE Transactions on Electron Devices.

[6]  R.W. Brodersen,et al.  Millimeter-wave CMOS design , 2005, IEEE Journal of Solid-State Circuits.

[7]  S.-C. Chen,et al.  Wiring Effect Optimization in 65-nm Low-Power NMOS , 2008, IEEE Electron Device Letters.

[8]  Hyungcheol Shin,et al.  $f_{\max}$ Improvement by Controlling Extrinsic Parasitics in Circuit-Level MOS Transistor , 2009, IEEE Electron Device Letters.

[9]  Yoonjin Kim,et al.  Efficient Fault-Recovery Technique for CGRA-based Multi-Core Architecture , 2015 .