Electrical characteristics and reliability of extended drain voltage NMOS devices with multi-RESURF junction

The object of this study is to experimentally validate the usefulness of the multi-RESURF and diluted junction methodology to improve the electrical characteristics of lateral extended drain voltage NMOS. Electrical and hot carrier degradation characteristics are discussed. Significant improvement in the device electrical characteristics is shown, while hot carrier degradation was found to be the limiting factor.

[1]  O.H. Schade,et al.  Enhanced CMOS for analog-digital power IC applications , 1986, IEEE Transactions on Electron Devices.

[2]  S. Musumeci,et al.  MDmesh/sup TM/: innovative technology for high voltage Power MOSFETs , 2000, 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094).

[3]  M. Stecher,et al.  Wide range control of the sustaining voltage of ESD protection elements realized in a smart power technology , 1999, Electrical Overstress/Electrostatic Discharge Symposium Proceedings. 1999 (IEEE Cat. No.99TH8396).

[4]  D.M. Monticelli.  Taking a system approach to energy management , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[5]  M. ter Beek,et al.  ESD protection of the high voltage tolerant pins in low-voltage BiCMOS processes , 2004, Bipolar/BiCMOS Circuits and Technology, 2004. Proceedings of the 2004 Meeting.

[6]  V.A. Vashchenko,et al.  ESD protection of double-diffusion devices in submicron CMOS processes , 2004, Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850).

[7]  J. Tihanyi,et al.  A new generation of high voltage MOSFETs breaks the limit line of silicon , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[8]  Shuming Xu,et al.  120 V interdigitated-drain LDMOS (IDLDMOS) on SOI substrate breaking power LDMOS limit , 2000 .