BiNMOS: a basic cell for BiCMOS sea-of-gates

A BiNMOS test chip has been designed and fabricated in 0.8-μm BiCMOS technology. The test chip consists of a 4×22 array of BiNMOS cells. The test structures include a ring oscillator, a 4-bit SRAM (static random-access memory) core, five types of buffers, a MUX, and a shift register. Ring oscillator measurements indicate a basic BiNMOS inverter delay of 240 ps (FO=1), a result that agrees well with simulation

[1]  B. Carney,et al.  A high density BiCMOS direct drive array , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[2]  A. R. Alvarez,et al.  Bi-CMOS technology for semi-custom integrated circuits , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[3]  H. Kikuchi,et al.  A 240K transistor CMOS array with flexible allocation of memory and channels , 1985, IEEE Journal of Solid-State Circuits.