A Two-Step ADC With a Continuous-Time SAR-Based First Stage

This article presents a two-step analog-to-digital converter (ADC) that operates its first-stage successive approximation register (SAR) ADC in the continuous-time (CT) domain. It avoids the front-end sample-and-hold (S/H) circuit and its associated sampling noise. Hence, the proposed ADC allows the input capacitor size to be substantially reduced without incurring large sampling noise penalty. With input ac coupling, the first-stage CT-SAR can simultaneously perform input tracking and SAR quantization. Its conversion error is minimized by accelerating the SAR speed and providing redundancy. A floating-inverter-based (FIB) dynamic amplifier (DA) is used as the inter-stage amplifier and acts as a low-pass filter for the first-stage residue. To verify the proposed techniques, a 13-bit prototype ADC is built in 40-nm CMOS process. Its input capacitor is only 120 fF, which is over 20 times smaller than what would be needed in a classic Nyquist ADC with the S/H circuit. Operating at 2 MS/s, it achieves 72-dB signal-to-noise-and-distortion-ratio (SNDR) at the Nyquist rate while consuming only 25 $\mu \text{W}$ of power and 0.01 mm2 of area.

[1]  Edgar Sánchez-Sinencio,et al.  A 0.8–1.2 V 10–50 MS/s 13-bit Subranging Pipelined-SAR ADC Using a Temperature-Insensitive Time-Based Amplifier , 2017, IEEE Journal of Solid-State Circuits.

[2]  Trond Ytterdal,et al.  An 11.0 bit ENOB, 9.8 fJ/conv.-step noise-shaping SAR ADC calibrated by least squares estimation , 2017, 2017 IEEE Custom Integrated Circuits Conference (CICC).

[3]  Colin Lyden,et al.  An 18 b 5 MS/s SAR ADC with 100.2 dB dynamic range , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[4]  Akira Matsuzawa,et al.  An Ultra-Low-Voltage 160 MS/s 7 Bit Interpolated Pipeline ADC Using Dynamic Amplifiers , 2015, IEEE Journal of Solid-State Circuits.

[5]  Bang-Sup Song,et al.  A 15-bit Linear 20-MS/s Pipelined ADC Digitally Calibrated With Signal-Dependent Dithering , 2008, IEEE Journal of Solid-State Circuits.

[6]  Jan Craninckx,et al.  A 70 dB SNDR 200 MS/s 2.3 mW dynamic pipelined SAR ADC in 28nm digital CMOS , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[7]  Un-Ku Moon,et al.  A 10-b Ternary SAR ADC With Quantization Time Information Utilization , 2012, IEEE Journal of Solid-State Circuits.

[8]  Yun Chiu,et al.  A Non-Interleaved 12-b 330-MS/s Pipelined-SAR ADC With PVT-Stabilized Dynamic Amplifier Achieving Sub-1-dB SNDR Variation , 2017, IEEE Journal of Solid-State Circuits.

[9]  Yuan Zhou,et al.  A 12 bit 160 MS/s Two-Step SAR ADC With Background Bit-Weight Calibration Using a Time-Domain Proximity Detector , 2015, IEEE Journal of Solid-State Circuits.

[10]  Nan Sun,et al.  3.4 A 0.01mm2 25µW 2MS/s 74dB-SNDR Continuous-Time Pipelined-SAR ADC with 120fF Input Capacitor , 2019, 2019 IEEE International Solid- State Circuits Conference - (ISSCC).

[11]  Robert W. Brodersen,et al.  A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-μm CMOS , 2006 .

[12]  Chulwoo Kim,et al.  Edge-Pursuit Comparator: An Energy-Scalable Oscillator Collapse-Based Comparator With Application in a 74.1 dB SNDR and 20 kS/s 15 b SAR ADC , 2017, IEEE Journal of Solid-State Circuits.

[13]  Michael P. Flynn,et al.  A 1 mW 71.5 dB SNDR 50 MS/s 13 bit Fully Differential Ring Amplifier Based SAR-Assisted Pipeline ADC , 2015, IEEE Journal of Solid-State Circuits.

[14]  Hajime Shibata,et al.  A 9-GS/s 1.125-GHz BW Oversampling Continuous-Time Pipeline ADC Achieving −164-dBFS/Hz NSD , 2017, IEEE Journal of Solid-State Circuits.

[15]  Nan Sun,et al.  A 1-V 0.25- $\mu \text{W}$ Inverter Stacking Amplifier With 1.07 Noise Efficiency Factor , 2018, IEEE Journal of Solid-State Circuits.

[16]  Kazuki Sobue,et al.  Ring amplifiers for switched-capacitor circuits , 2012, 2012 IEEE International Solid-State Circuits Conference.

[17]  Arthur H. M. van Roermund,et al.  11.1 An oversampled 12/14b SAR ADC with noise reduction and linearity enhancements achieving up to 79.1dB SNDR , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[18]  Kathleen Philips,et al.  26.2 A 5.5fJ/conv-step 6.4MS/S 13b SAR ADC utilizing a redundancy-facilitated background error-detection-and-correction scheme , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[19]  R.R. Harrison,et al.  A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording System , 2006, IEEE Journal of Solid-State Circuits.

[20]  Hongxing Li,et al.  A signal-independent background-calibrating 20b 1MS/S SAR ADC with 0.3ppm INL , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[21]  Boris Murmann,et al.  An 8-bit 450-MS/s single-bit/cycle SAR ADC in 65-nm CMOS , 2013, 2013 Proceedings of the ESSCIRC (ESSCIRC).

[22]  Nan Sun,et al.  A 172dB-FoM pipelined SAR ADC using a regenerative amplifier with self-timed gain control and mixed-signal background calibration , 2017, 2017 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[23]  R.W. Brodersen,et al.  A 6-bit 600-MS/s 5.3-mW Asynchronous ADC in 0.13-$\mu{\hbox{m}}$ CMOS , 2006, IEEE Journal of Solid-State Circuits.

[24]  Nan Sun,et al.  A 13-ENOB Second-Order Noise-Shaping SAR ADC Realizing Optimized NTF Zeros Using the Error-Feedback Structure , 2018, IEEE Journal of Solid-State Circuits.

[25]  Jan Craninckx,et al.  A 60 dB SNDR 35 MS/s SAR ADC With Comparator-Noise-Based Stochastic Residue Estimation , 2015, IEEE Journal of Solid-State Circuits.

[26]  Kofi A. A. Makinwa,et al.  A Capacitively Degenerated 100-dB Linear 20–150 MS/s Dynamic Amplifier , 2018, IEEE Journal of Solid-State Circuits.

[27]  Pavan Kumar Hanumolu,et al.  Continuous-Time Input Pipeline ADCs , 2010, IEEE Journal of Solid-State Circuits.

[28]  Michael P. Flynn,et al.  A SAR-Assisted Two-Stage Pipeline ADC , 2011, IEEE Journal of Solid-State Circuits.

[29]  Yeonam Yoon,et al.  A 0.7-V 0.6- $\mu \text{W}$ 100-kS/s Low-Power SAR ADC With Statistical Estimation-Based Noise Reduction , 2017, IEEE Journal of Solid-State Circuits.

[30]  Wan Kim,et al.  A 0.6 V 12 b 10 MS/s Low-Noise Asynchronous SAR-Assisted Time-Interleaved SAR (SATI-SAR) ADC , 2016, IEEE Journal of Solid-State Circuits.

[31]  Chun-Cheng Liu,et al.  28.1 A 0.46mW 5MHz-BW 79.7dB-SNDR noise-shaping SAR ADC with dynamic-amplifier-based FIR-IIR filter , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[32]  Xiaoyan Wang,et al.  A 30fJ/conversion-step 8b 0-to-10MS/s asynchronous SAR ADC in 90nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[33]  Nan Sun,et al.  A 1V 0.25uW inverter-stacking amplifier with 1.07 noise efficiency factor , 2017, VLSIC 2017.