A single chip 2.4 Gb/s CMOS optical receiver IC with low substrate crosstalk preamplifier
暂无分享,去创建一个
K. Yoshida | A. Tanabe | M. Soda | A. Furukawa | T. Tamura | Y. Nakahara
[1] M. Soda,et al. A Si bipolar chip set for 10 Gb/s optical receiver , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[2] H. Tezuka,et al. High performance CMOS for GHz communication IC , 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.
[3] L. D. Tzeng,et al. A 1.06 Gb/s -31 dBm to 0 dBm BiCMOS optical preamplifier featuring adaptive transimpedance , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.
[4] S.D. Personick. Receiver design for optical fiber systems , 1977, Proceedings of the IEEE.
[5] K. Yoshida,et al. 2.8 Gb/s 176 mW byte-interleaved and 3.0 Gb/s 118 mW bit-interleaved 8:1 multiplexers , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[6] Furukawa,et al. A 2.4-Gb/s CMOS clock recovering 1:8 demultiplexer , 1997, Symposium 1997 on VLSI Circuits.
[7] Masao Fukuma,et al. 0.15μm CMOS Devices with Reduced Junction Capacitance , 1995 .
[8] Robert G. Meyer,et al. Analysis and Design of Analog Integrated Circuits , 1993 .