Fault-injection testing: FIT-ability, optimal procedure and tool for FPGA-based systems SIL certification

Challenges related to verification and validation (VV) of FPGA-based safety critical I&C systems (FICS) are analyzed. One of the mandatory techniques applied in process of VV and certification to requirements of IEC 61508 according with safety integrity level (SIL) is the fault insertion or injection testing (FIT). Specific features of FICS SIL-certification and FIT are described. Concept of FIT-ability, some theoretical issues and algorithm of the optimal FIT procedure taking into account different points and means of fault injection are suggested. The developed technique and tool VTP has been applied to verify modules of FPGA-based platform RadICS during SIL-certification.

[1]  Régis Leveugle.  Fault injection in VHDL descriptions and emulation , 2000, Proceedings IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[2]  Ryan Kastner,et al.  Handbook of FPGA Design Security , 2010 .

[3]  Domenico Cotroneo.  Innovative Technologies for Dependable OTS-Based Critical Systems , 2013, Springer Milan.

[4]  Eugene Babeshko,et al.  Applying F(I)MEA-technique for SCADA-Based Industrial Control Systems Dependability Assessment and Ensuring , 2008, 2008 Third International Conference on Dependability of Computer Systems DepCoS-RELCOMEX.