Low leakage power SRAM cell for embedded memory

Leakage power becomes big percentage of total active power especially for small geometry CMOS technology. It is estimated that 20–50% of total average power during normal operation lost to leakage power. Leakage power is even more important for mobile devices where ideal time is long and battery life is important. This paper presents a low leakage SRAM cell and array architecture targeting high performance, low power embedded memory. The proposed novel 7-Transistor (7T) based memory provides 50% lower leakage power compare to 8T cell and 30% faster access time than traditional 6-Transistor (6T) SRAM cell with increased area of 20% compared to the compact 6T cell. All comparisons are based on 28nm foundry low power process technology.

[1]  Sally A. McKee,et al.  Hitting the memory wall: implications of the obvious , 1995, CARN.

[2]  N. Vallepalli,et al.  A 3-GHz 70-mb SRAM in 65-nm CMOS technology with integrated column-based dynamic power supply , 2005, IEEE Journal of Solid-State Circuits.

[3]  Kevin G. Stawiasz,et al.  A 512kb 8T SRAM Macro Operating Down to 0.57 V With an AC-Coupled Sense Amplifier and Embedded Data-Retention-Voltage Sensor in 45 nm SOI CMOS , 2011, IEEE Journal of Solid-State Circuits.

[4]  T. Nigam,et al.  SRAM Variability and Supply Voltage Scaling Challenges , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[5]  William J. Bowhill,et al.  Design of High-Performance Microprocessor Circuits , 2001 .

[6]  Jacob A. Abraham,et al.  Cache Design for Low Power and High Yield , 2008, 9th International Symposium on Quality Electronic Design (isqed 2008).

[7]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[8]  Volkan Kursun,et al.  Low power and robust 7T dual-Vt SRAM circuit , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[9]  K. Ishibashi,et al.  A 65-nm SoC Embedded 6T-SRAM Designed for Manufacturability With Read and Write Operation Stabilizing Circuits , 2007, IEEE Journal of Solid-State Circuits.

[10]  Maurice V. Wilkes,et al.  The memory gap and the future of high performance memories , 2001, CARN.

[11]  Kevin G. Stawiasz,et al.  A 512kb 8T SRAM macro operating down to 0.57V with an AC-coupled sense amplifier and embedded data-retention-voltage sensor in 45nm SOI CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[12]  David Blaauw,et al.  Low power circuit design based on heterojunction tunneling transistors (HETTs) , 2009, ISLPED.