A 106-dB SNR hybrid oversampling analog-to-digital converter for digital audio
暂无分享,去创建一个
K. Nguyen | K. Sweetland | R. Adams | Huaijin Chen | R. Adams | K. Nguyen | K. Sweetland | Huaijin Chen
[1] K. Nguyen,et al. A 113 dB SNR oversampling DAC with segmented noise-shaped scrambling , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).
[2] R. Adams,et al. A stereo multi-bit /spl Sigma//spl Delta/ D/A with asynchronous master-clock interface , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[3] Douglas Mercer. A study of error sources in current steering digital-to-analog converters , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).
[4] John B. Hughes,et al. High-linearity continuous-time filter in 5-V VLSI CMOS , 1992 .
[5] Susan Luschas,et al. High-speed /spl Sigma//spl Delta/ modulators with reduced timing jitter sensitivity , 2002 .
[6] G. A. Miller,et al. A high-slew integrator for switched-capacitor circuits , 1994 .
[7] Edgar Sánchez-Sinencio,et al. An auto-tuning structure for continuous time sigma-delta AD converter and high precision filters , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).
[8] E. Swanson,et al. A monolithic 20 b delta-sigma A/D converter , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.
[9] Susan Luschas,et al. High-Speed Modulators With Reduced Timing , 2002 .