How an "evolving" fault model improves the behavioral test generation

By considering test costs at the behavioral level, test problems can be pointed out during the first phases of the design flow. Thus, in case either some testability problems are identified or the size (and hence the cost) of the test set results to be too high, the designer or the high level synthesis tool can modify the circuit to reduce such testability problems. The main problem is the correspondence between the behavioral and RT or gate level fault models. To overcome such limitation, the paper presents a design flow based on the behavioral fault model modification ("evolution") depending on the actual RTL implementation.

[1]  Srinivas Devadas,et al.  Sequential test generation and synthesis for testability at the register-transfer and logic levels , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Norbert Giambiasi,et al.  Test pattern generation for behavioral descriptions in VHDL , 1991 .

[3]  Sumit Ghosh,et al.  On behavior fault modeling for digital designs , 1991, J. Electron. Test..

[4]  Janak H. Patel,et al.  HITEC: a test generation package for sequential circuits , 1991, Proceedings of the European Conference on Design Automation..

[5]  Norbert Giambiasi,et al.  Behavioral Testing of Digital Circuits , 1993 .

[6]  James R. Armstrong,et al.  B-algorithm: a behavioral test generation algorithm , 1994, Proceedings., International Test Conference.

[7]  Kwang-Ting Cheng.  An ATPG-based approach to sequential logic optimization , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[8]  Minh N. Do,et al.  Youn-Long Steve Lin , 1992 .

[9]  John P. Hayes,et al.  High-level test generation using symbolic scheduling , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[10]  Irith Pomeranz,et al.  Classification of Faults in Synchronous Sequential Circuits , 1993, IEEE Trans. Computers.

[11]  John P. Hayes,et al.  High-level test generation using physically-induced faults , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[12]  Daniel D. Gajski,et al.  High ― Level Synthesis: Introduction to Chip and System Design , 1992 .

[13]  Donald E. Thomas,et al.  Behavioral test generation using mixed integer nonlinear programming , 1994, Proceedings., International Test Conference.

[14]  Jean François Santucci,et al.  Algorithms for behavioral test pattern generation from VHDL circuit descriptions containing loop language constructs , 1994, EURO-DAC '94.

[15]  Janak H. Patel,et al.  A fault oriented partial scan design approach , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[16]  Stephen Y. H. Su,et al.  The S-Algorithm: A Promising Solution for Systematic Functional Test Generation , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  Franco Fummi,et al.  Sequential logic minimization based on functional testability , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.