Multiple nodes upset tolerance DICE latch based on on-state transistor

[1]  Yong-Bin Kim,et al.  Analysis and Design of Nanoscale CMOS Storage Elements for Single-Event Hardening With Multiple-Node Upset , 2012, IEEE Transactions on Device and Materials Reliability.

[2]  T. D. Loveless,et al.  Neutron- and Proton-Induced Single Event Upsets for D- and DICE-Flip/Flop Designs at a 40 nm Technology Node , 2011, IEEE Transactions on Nuclear Science.

[3]  Keiji Takahisa,et al.  SEILA: Soft error immune latch for mitigating multi-node-SEU and local-clock-SET , 2010, 2010 IEEE International Reliability Physics Symposium.

[4]  B.L. Bhuva,et al.  Charge Collection and Charge Sharing in a 130 nm CMOS Technology , 2006, IEEE Transactions on Nuclear Science.

[5]  L. W. Massengill,et al.  Effect of Multiple-Transistor Charge Collection on Single-Event Transient Pulse Widths , 2011, IEEE Transactions on Device and Materials Reliability.

[6]  Shi-Jie Wen,et al.  Effects of multi-node charge collection in flip-flop designs at advanced technology nodes , 2010, 2010 IEEE International Reliability Physics Symposium.

[7]  T. Heijmen,et al.  A Comprehensive Study on the Soft-Error Rate of Flip-Flops From 90-nm Production Libraries , 2007, IEEE Transactions on Device and Materials Reliability.

[8]  M. Sachdev,et al.  Novel Soft Error Robust Flip-Flops in 65nm CMOS , 2011, IEEE Transactions on Nuclear Science.

[9]  I. Linscott,et al.  Design Framework for Soft-Error-Resilient Sequential Cells , 2011, IEEE Transactions on Nuclear Science.

[10]  J. Furuta,et al.  An Area-Efficient 65 nm Radiation-Hard Dual-Modular Flip-Flop to Avoid Multiple Cell Upsets , 2011, IEEE Transactions on Nuclear Science.

[11]  S. Jahinuzzaman,et al.  A Soft Error Tolerant 10T SRAM Bit-Cell With Differential Read Capability , 2009, IEEE Transactions on Nuclear Science.

[12]  R. Allmon,et al.  On the radiation-induced soft error performance of hardened sequential elements in advanced bulk CMOS technologies , 2010, 2010 IEEE International Reliability Physics Symposium.

[13]  Xu Hui,et al.  A novel layout placement structure to mitigate the multi-bit-upset in 6T-SRAM cell , 2014, IEICE Electron. Express.

[14]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .