Neural network methods for fast and portable prediction of CPU power consumption

The need for energy efficient computing has established performance-per-watt as a first-class metric for evaluating HPC applications. Consequently, optimizations that target HPC systems and data centers are required to dynamically monitor system power consumption in order to be effective. Although newer architectures are making power sensors available on the chip, the general state of power measurement tools across different architectures remains deficient. This paper describes a neural-network based model for fine-grain, accurate and low-cost power estimation. The main novelty of the proposed approach is its portability. The methodology can be adopted to predict power consumption not only on a range of current processors but future architectures as well. This portability is achieved by taking advantage of performance monitoring units (PMU) available on current systems and applying a carefully constructed sequence of feature selection techniques. We evaluate our models along several dimensions on multiple platforms. The experimental results show that the constructed models are able to predict power consumption with high accuracy at a low overhead. The results also provide key insight as to the number of features necessary to achieve reasonable prediction accuracy.

[1]  Jung Ho Ahn,et al.  McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[2]  Sally A. McKee,et al.  Real time power estimation and thread scheduling via performance counters , 2009, CARN.

[3]  Gerhard Wellein,et al.  LIKWID: Lightweight Performance Tools , 2011, CHPC.

[4]  Israel Koren,et al.  A Study on the Use of Performance Counters to Estimate Power in Microprocessors , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  Gerhard Wellein,et al.  LIKWID: A Lightweight Performance-Oriented Tool Suite for x86 Multicore Environments , 2010, 2010 39th International Conference on Parallel Processing Workshops.

[6]  Margaret Martonosi,et al.  Power prediction for Intel XScale/spl reg/ processors using performance monitoring unit events , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..

[7]  Apan Qasem,et al.  Maximizing Hardware Prefetch Effectiveness with Machine Learning , 2015, 2015 IEEE 17th International Conference on High Performance Computing and Communications, 2015 IEEE 7th International Symposium on Cyberspace Safety and Security, and 2015 IEEE 12th International Conference on Embedded Software and Systems.

[8]  Satoshi Matsuoka,et al.  Statistical power modeling of GPU kernels using performance counters , 2010, International Conference on Green Computing.

[9]  Kai Li,et al.  The PARSEC benchmark suite: Characterization and architectural implications , 2008, 2008 International Conference on Parallel Architectures and Compilation Techniques (PACT).

[10]  Eduard Ayguadé,et al.  Decomposable and responsive power models for multicore processors using performance counters , 2010, ICS '10.

[11]  Frank Bellosa,et al.  The benefits of event: driven energy accounting in power-sensitive systems , 2000, ACM SIGOPS European Workshop.