Parametric yield enhancement system via circuit level device optimization using statistical circuit simulation

To achieve high yield products without degrading the performance, it is important to optimize the device condition, considering the process variation. We present a model parameter extraction methodology to extract the process variation from the E-T (Electrical Test) data. We have estimated the parametric yield of a 0.20 /spl mu/m process SRAM test chip using Monte Carlo simulation and have obtained good agreement compared to measurement. We also performed device optimization using a critical path to improve the parametric yield.

[1]  Costas J. Spanos,et al.  Circuit sensitivity to interconnect variation , 1998 .

[2]  Zhihong Liu,et al.  Realistic worst-case SPICE file extraction using BSIM3 , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[3]  Bum-Sik Kim,et al.  An efficient statistical model using electrical tests for GHz CMOS devices , 2000, 2000 5th International Workshop on Statistical Metrology (Cat.No.00TH8489.

[4]  C. Hu.  Gate oxide scaling limits and projection , 1996 .

[5]  Chenming Hu,et al.  The impact of device scaling and power supply change on CMOS gate performance , 1996, IEEE Electron Device Letters.

[6]  J.C. Chen,et al.  E-T based statistical modeling and compact statistical circuit simulation methodologies , 1996, International Electron Devices Meeting. Technical Digest.