Delay estimation and optimization of logic circuits: a survey

Logic synthesis has two stages of optimization: technology-independent and technology-dependent. This paper surveys state-of-the-art methods for estimation and optimization of delays of logic circuits at the technology-independent stage. Although at this stage we cannot completely predict final delays after technology mapping, there exist reasonably accurate estimation techniques. Final delays can be reduced with optimization techniques that use such estimation.

[1]  Robert K. Brayton,et al.  Delay optimization of combinational logic circuits by clustering and partial collapsing , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[2]  C. Leonard Berman,et al.  The fanout problem: from theory to practice , 1989 .

[3]  W. C. Elmore.  The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .

[4]  Kanwar Jit Singh.  Performance optimization of digital circuits , 1992 .

[5]  Alberto L. Sangiovanni-Vincentelli,et al.  A heuristic algorithm for the fanout problem , 1991, DAC '90.

[6]  Mark Horowitz,et al.  Signal Delay in RC Tree Networks , 1983, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Giovanni De Micheli,et al.  Performance-Oriented Synthesis of Large-Scale Domino CMOS Circuits , 1987, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  David Hung-Chang Du,et al.  Circuit enhancement by eliminating long false paths , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[9]  Andrea S. LaPaugh,et al.  Efficient techniques for timing correction , 1990, IEEE International Symposium on Circuits and Systems.

[10]  Robert K. Brayton,et al.  Performance-oriented technology mapping , 1990 .

[11]  Robert K. Brayton,et al.  Performance Optimization Using Exact Sensitization , 1994, 31st Design Automation Conference.

[12]  Saburo Muroga,et al.  Timing optimization for multi-level combinational networks , 1990, DAC '90.

[13]  Robert K. Brayton,et al.  Performance enhancement through the generalized bypass transform , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[14]  Sheldon B. Akers.  R70-40 Module Clustering to Minimize Delay in Digital Networks , 1970, IEEE Transactions on Computers.

[15]  Louise Trevillyan,et al.  LSS: A system for production logic synthesis , 1984, IBM Journal of Research and Development.

[16]  William W. Cohen,et al.  Synthesis and Optimization of Multilevel Logic under Timing Constraints , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  John P. Fishburn.  A depth-decreasing heuristic for combinational logic: or how to convert a ripple-carry adder into a carry-lookahead adder or anything in-between , 1991, DAC '90.

[18]  Robert K. Brayton,et al.  Timing optimization of combinational logic , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[19]  Kurt Keutzer.  DAGON: Technology Binding and Local Optimization by DAG Matching , 1987, DAC.

[20]  Eugene L. Lawler,et al.  Module Clustering to Minimize Delay in Digital Networks , 1969, IEEE Transactions on Computers.