Analytical method for reliability assessment of concurrent checking circuits under multiple faults

Reliability issues due to transient faults have increased with CMOS scaling and become an important concern for deep submicron technologies. Concurrent Error Detection (CED) scheme has been widely used against transient faults under the assumption of single fault and/or fault-free checking parts. In this work, we propose an analytical method in order to assess CED circuit reliability under more realistic hypothesis. In other words, we take into account the occurrence of multiple faults and fault-prone checking parts. This method allows to demonstrate the efficiency of CED schemes. The computational requirements for such an assessment are reduced by progressive analysis of the overall circuit through conditional probabilities. The proposed solution has been demonstrated on classical CED schemes.

[1]  Ramesh Karri,et al.  Invariance-based concurrent error detection for Advanced Encryption Standard , 2012, DAC Design Automation Conference 2012.

[2]  A. Saidane,et al.  Optimal Reliability Design: Fundamentals and Applications , 2001 .

[3]  J. Hayes,et al.  Evaluating Circuit Reliability Under Probabilistic Gate-Level Fault Models , 2003 .

[4]  Michael Nicolaidis,et al.  Carry checking/parity prediction adders and ALUs , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Edward J. McCluskey,et al.  Which concurrent error detection scheme to choose ? , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[6]  Alexandre Schmid,et al.  Reliability of Nanoscale Circuits and Systems: Methodologies and Circuit Architectures , 2010 .

[7]  Michael Nicolaidis,et al.  Fault-Secure Parity Prediction Arithmetic Operators , 1997, IEEE Des. Test Comput..

[8]  S. Papson.  “Model” , 1981 .

[9]  M. Sievers.  Microprogrammed control and reliable design of small computers , 1982, Proceedings of the IEEE.

[10]  Lorena Anghel,et al.  Multiple Event Transient Induced by Nuclear Reactions in CMOS Logic Cells , 2007, 13th IEEE International On-Line Testing Symposium (IOLTS 2007).

[11]  M. Anwar Hasan,et al.  Concurrent Error Detection in Finite-Field Arithmetic Operations Using Pipelined and Systolic Architectures , 2009, IEEE Transactions on Computers.

[12]  Parag K. Lala,et al.  Self-Checking Carry-Select Adder Design Based on Two-Rail Encoding , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Denis Teixeira Franco,et al.  Relevant metrics for evaluation of concurrent error detection schemes , 2008, Microelectron. Reliab..