The Sizing Rules Method for CMOS and Bipolar Analog Integrated Circuit Synthesis

This paper presents the sizing rules method for basic building blocks in analog CMOS and bipolar circuit design. It consists of the development of a hierarchical library of transistor-pair groups as basic building blocks for analog CMOS and bipolar circuits, the derivation of a hierarchical generic list of constraints that must be satisfied to guarantee the function and robustness of each block, and the development of a reliable automatic recognition procedure of building blocks in a circuit schematic. Sizing rules efficiently capture design knowledge on the technology-specific level of transistor-pair groups. This reduces the effort and improves the resulting quality for analog circuit synthesis. Results of applications like circuit sizing, design centering, response surface modeling, or analog placement show the benefits of the sizing rules method.

[1]  Kurt Antreich,et al.  The sizing rules method for analog integrated circuit design , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[2]  Ranga Vemuri,et al.  Hierarchical constraint transformation using directed interval search for analog system synthesis , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[3]  M. A. Styblinski,et al.  Yield and variability optimization of integrated circuits , 1995 .

[4]  P.R. Gray,et al.  OPASYN: a compiler for CMOS operational amplifiers , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Peter Feldmann,et al.  Integrated circuit quality optimization using surface integrals , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[7]  Rob A. Rutenbar,et al.  Anaconda: simulation-based synthesis of analog circuits viastochastic pattern search , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Georges G. E. Gielen,et al.  An analogue module generator for mixed analogue/digital asic design , 1995, Int. J. Circuit Theory Appl..

[9]  Nikolay Rubanov,et al.  SubIslands: the probabilistic match assignment algorithm for subcircuit recognition , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Robert Spence,et al.  Tolerance Design of Electronic Circuits , 1997 .

[11]  Alan B. Grebene,et al.  Analog Integrated Circuit Design , 1978 .

[12]  Stephen P. Boyd,et al.  Optimal design of a CMOS op-amp via geometric programming , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  K. Antreich,et al.  Design centering by yield prediction , 1982 .

[14]  Kenneth R. Laker,et al.  Design of analog integrated circuits and systems , 1994 .

[15]  Sung-Mo Kang,et al.  Worst-case analysis and optimization of VLSI circuit performances , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Mohamed I. Elmasry,et al.  STAIC: an interactive framework for synthesizing CMOS and BiCMOS analog circuits , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Rob A. Rutenbar,et al.  WiCkeD: Analog Circuit Synthesis Incorporating Mismatch , 2002 .

[18]  Eric A. Vittoz,et al.  IDAC: an interactive design tool for analog CMOS circuits , 1987 .

[19]  Alberto L. Sangiovanni-Vincentelli,et al.  DELIGHT.SPICE: an optimization-based system for the design of integrated circuits , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  Rob A. Rutenbar,et al.  Synthesis of high-performance analog circuits in ASTRX/OBLX , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  Marcel J. M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[22]  Wojciech Maly,et al.  VLSI Design for Manufacturing: Yield Enhancement , 1989 .

[23]  Phillip E Allen,et al.  CMOS Analog Circuit Design , 1987 .

[24]  Christofer Toumazou,et al.  The invention of CMOS amplifiers using genetic programming and current-flow analysis , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[25]  J. Fisher,et al.  A Highly Linear CMOS Buffer Amplifier , 1987, ESSCIRC '86: Twelfth European Solid-State Circuits Conference.

[26]  Rob A. Rutenbar,et al.  Synthesis of HighPerformance Analog Circuits in ASTRX/OBLX , 2002 .

[27]  Willy Sansen,et al.  Analog Circuit Design Optimization based on Symbolic Simulation and Simulated Annealing , 1989, ESSCIRC '89: Proceedings of the 15th European Solid-State Circuits Conference.

[28]  J. Eckmuller,et al.  Fast calculation of analog circuits' feasibility regions by low level functional measures , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).

[29]  K. R. Lakshmikumar,et al.  Characterisation and modeling of mismatch in MOS transistors for precision analog design , 1986 .

[30]  Rob A. Rutenbar,et al.  Practical Synthesis of High-Performance Analog Circuits , 1998 .

[31]  H. Shichman,et al.  Modeling and simulation of insulated-gate field-effect transistor switching circuits , 1968 .

[32]  Pradip Mandal,et al.  CMOS op-amp sizing using a geometric programming formulation , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[33]  Terri S. Fiez,et al.  Analog VLSI : signal and information processing , 1994 .

[34]  A.L. Sangiovanni-Vincentelli,et al.  A survey of optimization techniques for integrated-circuit design , 1981, Proceedings of the IEEE.

[35]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[36]  G. Debyser,et al.  Efficient analog circuit synthesis with simultaneous yield and robustness optimization , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[37]  Richard C. Jaeger,et al.  Microelectronic Circuit Design , 1996 .

[38]  Rob A. Rutenbar,et al.  Efficient handling of operating range and manufacturing linevariations in analog cell synthesis , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[39]  J. M. Rochelle,et al.  A CAD methodology for optimizing transistor current and sizing in analog CMOS design , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[40]  Ulf Schlichtmann,et al.  Sizing Rules for Bipolar Analog Circuit Design , 2008, 2008 Design, Automation and Test in Europe.

[41]  G. Hachtel.  The simplicial approximation approach to design centering , 1977 .

[42]  Stephen P. Boyd,et al.  GPCAD: a tool for CMOS op-amp synthesis , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[43]  Kurt Antreich,et al.  Circuit analysis and optimization driven by worst-case distances , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[44]  Rob A. Rutenbar,et al.  OASYS: a framework for analog circuit synthesis , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..