IEEE 802.1Qbv Gate Control List Synthesis Using Array Theory Encoding

Time Sensitive Networks (TSN) emerge as the set of sub-standards incorporating real-time support as an extension of standard Ethernet. In particular, IEEE 802.1Qbv defines a time-triggered communication paradigm with the addition of a time-aware shaper governing the selection of frames at the egress queues according to a predefined schedule, encoded in so-called Gate Control Lists (GCL). Nonetheless, the design of compositional systems with real-time demands requires a proper configuration of these mechanisms to truly achieve the temporal isolation of communication streams with end-to-end timeliness guarantees. In this paper we address how the synthesis of communication schedules for GCLs defined in IEEE 802.1Qbv can be formalized as a system of constraints expressed via first-order theory of arrays (T_A). We formulate the necessary constraints showing the suitability of the theory of arrays and discuss optimization opportunities arising from the underlying scheduling problem. Our evaluation using general-purpose SMT/OMT solvers proves the validity of the approach, scaling well for small-to medium-networks, and exposing trade-offs for the time needed to synthesize a schedule. Furthermore, we conduct a comparison against previous work and conclude the appropriateness of the method as the basis for future TSN scheduling tools.

[1]  Giuliana Alderisi,et al.  Introducing support for scheduled traffic over IEEE audio video bridging networks , 2013, 2013 IEEE 18th Conference on Emerging Technologies & Factory Automation (ETFA).

[2]  F. Frances,et al.  Using network calculus to optimize the AFDX network , 2006 .

[3]  Anton Cervin,et al.  Improved scheduling of control tasks , 1999, Proceedings of 11th Euromicro Conference on Real-Time Systems. Euromicro RTS'99.

[4]  Thomas C. Schmidt,et al.  Extending IEEE 802.1 AVB with time-triggered scheduling: A simulation study of the coexistence of synchronous and asynchronous traffic , 2013, 2013 IEEE Vehicular Networking Conference.

[5]  Alberto L. Sangiovanni-Vincentelli,et al.  Scheduling the FlexRay bus using optimization techniques , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[6]  Wilfried Steiner,et al.  An Evaluation of SMT-Based Schedule Synthesis for Time-Triggered Multi-hop Networks , 2010, 2010 31st IEEE Real-Time Systems Symposium.

[7]  Nikolaj Bjørner,et al.  νZ - An Optimizing SMT Solver , 2015, TACAS.

[8]  Henny B. Sipma,et al.  What's Decidable About Arrays? , 2006, VMCAI.

[9]  Nikolaj Bjørner,et al.  Z3: An Efficient SMT Solver , 2008, TACAS.

[10]  Theodore P. Baker,et al.  The cyclic executive model and Ada , 2006, Real-Time Systems.

[11]  Frank Dürr,et al.  No-wait Packet Scheduling for IEEE Time-sensitive Networks (TSN) , 2016, RTNS.

[12]  Erika Ábrahám,et al.  Satisfiability Checking: Theory and Applications , 2016, SEFM.

[13]  Qiao Li,et al.  Timing analysis of rate-constrained traffic in TTEthernet using network calculus , 2016, Real-Time Systems.

[14]  Silviu S. Craciunas,et al.  SMT-based Task- and Network-level Static Schedule Generation for Time-Triggered Networked Systems , 2014, RTNS.

[15]  John McCarthy,et al.  Towards a Mathematical Science of Computation , 1962, IFIP Congress.

[16]  Alois Knoll,et al.  Static scheduling of a Time-Triggered Network-on-Chip based on SMT solving , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[17]  Roberto Sebastiani,et al.  OptiMathSAT: A Tool for Optimization Modulo Theories , 2015, Journal of Automated Reasoning.

[18]  Bernd Fischer,et al.  SMT-Based Bounded Model Checking for Embedded ANSI-C Software , 2012, IEEE Transactions on Software Engineering.

[19]  Silviu S. Craciunas,et al.  Combined task- and network-level scheduling for distributed time-triggered systems , 2016, Real-Time Systems.

[20]  Sasikumar Punnekkat,et al.  Synchronization Quality of IEEE 802.1AS in Large-Scale Industrial Automation Networks , 2017, 2017 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS).

[21]  Marc Boyer,et al.  Complete modelling of AVB in Network Calculus Framework , 2014, RTNS.

[22]  Hermann Kopetz,et al.  The time-triggered architecture , 1998, Proceedings First International Symposium on Object-Oriented Real-Time Distributed Computing (ISORC '98).

[23]  Silviu S. Craciunas,et al.  Scheduling Real-Time Communication in IEEE 802.1Qbv Time Sensitive Networks , 2016, RTNS.

[24]  Kenneth L. McMillan,et al.  Interpolants from Z3 proofs , 2011, 2011 Formal Methods in Computer-Aided Design (FMCAD).

[25]  Nikolaj Bjørner,et al.  Satisfiability modulo theories , 2011, Commun. ACM.

[26]  Soheil Samii,et al.  Urgency-Based Scheduler for Time-Sensitive Switched Ethernet Networks , 2016, 2016 28th Euromicro Conference on Real-Time Systems (ECRTS).

[27]  Premysl Sucha,et al.  Profinet IO IRT Message Scheduling , 2009, 2009 21st Euromicro Conference on Real-Time Systems.

[28]  Silviu S. Craciunas,et al.  Design optimisation of cyber-physical distributed systems using IEEE time-sensitive networks , 2016, IET Cyper-Phys. Syst.: Theory & Appl..

[29]  Hermann Kopetz,et al.  TTP - A time-triggered protocol for fault-tolerant real-time systems , 1993, FTCS-23 The Twenty-Third International Symposium on Fault-Tolerant Computing.

[30]  Petru Eles,et al.  Schedulability-Driven Communication Synthesis for Time Triggered Embedded Systems , 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306).

[31]  Cesare Tinelli,et al.  Satisfiability Modulo Theories , 2021, Handbook of Satisfiability.