BSIM—making the first international standard MOSFET model
暂无分享,去创建一个
[1] C. Hu,et al. Characterizing a single hot-electron-induced trap in submicron MOSFET using random telegraph noise , 1990, Digest of Technical Papers.1990 Symposium on VLSI Technology.
[2] Yuhua Cheng,et al. MOSFET Modeling and Bsim3 User's Guide , 1999 .
[3] Chenming Hu,et al. Submicron CMOS thermal noise modeling from an RF perspective , 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325).
[4] T.Y. Chan,et al. The impact of gate-induced drain leakage current on MOSFET scaling , 1987, 1987 International Electron Devices Meeting.
[5] C. Hu,et al. Modeling the floating-body effects of fully depleted, partially depleted, and body-grounded SOI MOSFETs , 2004 .
[6] Ping-Keung Ko,et al. A physics-based MOSFET noise model for circuit simulators , 1990 .
[7] Bing J. Sheu,et al. BSIM: Berkeley short-channel IGFET model for MOS transistors , 1987 .
[8] Chenming Hu,et al. A compact IGFET charge model , 1984 .
[9] J. Brews. A charge-sheet model of the MOSFET , 1978 .
[10] C. Hu,et al. BSIM-MG: A Versatile Multi-Gate FET Model for Mixed-Signal Design , 2007, 2007 IEEE Symposium on VLSI Technology.
[11] C. Hu,et al. MOSFET carrier mobility model based on gate oxide thickness, threshold and gate voltages , 1996 .
[12] C. Hu,et al. Threshold voltage model for deep-submicrometer MOSFETs , 1993 .
[13] Chenming Hu,et al. Sub 50-nm FinFET: PMOS , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).
[14] M. C. Jeng,et al. A physical model for MOSFET output resistance , 1992, 1992 International Technical Digest on Electron Devices Meeting.
[15] Y. King,et al. An efficient and accurate compact model for thin-oxide-MOSFET intrinsic capacitance considering the finite charge layer thickness , 1999 .
[17] C. Hu,et al. A unified model for the flicker noise in metal-oxide-semiconductor field-effect transistors , 1990 .
[18] Chenming Hu,et al. Hot-Electron-Induced MOSFET Degradation - Model, Monitor, and Improvement , 1985, IEEE Journal of Solid-State Circuits.
[19] M.J. Deen,et al. An effective gate resistance model for CMOS RF and noise modeling , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).
[20] C. Hu,et al. BSIM4 gate leakage model including source-drain partition , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).
[21] Chenming Hu,et al. SOI thermal impedance extraction methodology and its significance for circuit simulation , 2001 .
[22] Ping-Keung Ko,et al. A deep-submicrometer MOSFET model for analog/digital circuit simulations , 1988, Technical Digest., International Electron Devices Meeting.
[23] Zou Xiao. Threshold Voltage Model for Deep-Submicrometer MOSFET's , 2005 .
[24] Robert G. Meyer,et al. An engineering model for short-channel MOS devices , 1988 .
[25] Chenming Hu,et al. Modeling of pocket implanted MOSFETs for anomalous analog behavior , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).
[26] P. Su,et al. RF Modeling for FDSOI MOSFET and Self Heating Effect on RF Parameter Extraction , 2005 .
[27] Yuhua Cheng,et al. A unified MOSFET channel charge model for device modeling in circuit simulation , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..