Relative performance of hardware and software-only directory protocols under latency tolerating and reducing techniques
暂无分享,去创建一个
[1] Anoop Gupta,et al. SPLASH: Stanford parallel applications for shared-memory , 1992, CARN.
[2] Håkan Grahn,et al. Evaluation of a Competitive-Update Cache Coherence Protocol with Migratory Data Detection , 1996, J. Parallel Distributed Comput..
[3] Anoop Gupta,et al. Cache Invalidation Patterns in Shared-Memory Multiprocessors , 1992, IEEE Trans. Computers.
[4] T. Mowry,et al. Comparative evaluation of latency reducing and tolerating techniques , 1991, [1991] Proceedings. The 18th Annual International Symposium on Computer Architecture.
[5] Jean-Loup Baer,et al. Effective Hardware Based Data Prefetching for High-Performance Processors , 1995, IEEE Trans. Computers.
[6] Anant Agarwal,et al. Software-extended coherent shared memory: performance and cost , 1994, ISCA '94.
[7] Ken Kennedy,et al. Software prefetching , 1991, ASPLOS IV.
[8] Håkan Grahn,et al. Efficient strategies for software-only protocols in shared-memory multiprocessors , 1995, ISCA.
[9] Anoop Gupta,et al. Tolerating Latency Through Software-Controlled Prefetching in Shared-Memory Multiprocessors , 1991, J. Parallel Distributed Comput..
[10] Anoop Gupta,et al. The Stanford FLASH Multiprocessor , 1994, ISCA.
[11] K. ReinhardtS.,et al. Tempest and typhoon , 1994 .
[12] H. Grahn,et al. Efficient strategies for software-only directory protocols in shared-memory multiprocessors , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.
[13] Anoop Gupta,et al. The DASH Prototype: Logic Overhead and Performance , 1993, IEEE Trans. Parallel Distributed Syst..
[14] Håkan Grahn,et al. Architectural Support for an Efficient Implementation of a Software-Only Directory Cache Coherence Protocol , 1995 .
[15] Todd C. Mowry,et al. Tolerating latency through software-controlled data prefetching , 1994 .
[16] Ricardo Bianchini,et al. The MIT Alewife machine: architecture and performance , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.
[17] Paul Feautrier,et al. A New Solution to Coherence Problems in Multicache Systems , 1978, IEEE Transactions on Computers.
[18] Per Stenström,et al. Effectiveness of hardware-based stride and sequential prefetching in shared-memory multiprocessors , 1995, Proceedings of 1995 1st IEEE Symposium on High Performance Computer Architecture.
[19] Per Stenström,et al. An Adaptive Update-Based Cache Coherence Protocol for Reduction of Miss Rate and Traffic , 1994, PARLE.
[20] Anoop Gupta,et al. The performance impact of flexibility in the Stanford FLASH multiprocessor , 1994, ASPLOS VI.
[21] Mats Brorsson,et al. An adaptive cache coherence protocol optimized for migratory sharing , 1993, ISCA '93.
[22] Anoop Gupta,et al. Comparative evaluation of latency reducing and tolerating techniques , 1991, ISCA '91.
[23] J. Larus,et al. Tempest and Typhoon: user-level shared memory , 1994, Proceedings of 21 International Symposium on Computer Architecture.
[24] A. Gupta,et al. The Stanford FLASH multiprocessor , 1994, Proceedings of 21 International Symposium on Computer Architecture.
[25] Michel Dubois,et al. Sequential Hardware Prefetching in Shared-Memory Multiprocessors , 1995, IEEE Trans. Parallel Distributed Syst..
[26] James R. Larus,et al. Cooperative shared memory: software and hardware for scalable multiprocessors , 1993, TOCS.
[27] Per Stenström,et al. The Cachemire Test Bench A Flexible And Effective Approach For Simulation Of Multiprocessors , 1993, [1993] Proceedings 26th Annual Simulation Symposium.
[28] Anoop Gupta,et al. Memory consistency and event ordering in scalable shared-memory multiprocessors , 1990, [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture.
[29] Robert J. Fowler,et al. Adaptive cache coherency for detecting migratory shared data , 1993, ISCA '93.
[30] Per Stenström,et al. Evaluation of Hardware-Based Stride and Sequential Prefetching in Shared-Memory Multiprocessors , 1996, IEEE Trans. Parallel Distributed Syst..
[31] James C. Hoe,et al. START-NG: Delivering Seamless Parallel Computing , 1995, Euro-Par.
[32] R LarusJames,et al. Cooperative shared memory , 1992 .
[33] Henry M. Levy,et al. An architecture for software-controlled data prefetching , 1991, ISCA '91.