A 0.1-$\mu{\hbox {m}}$ 1.8-V 256-Mb Phase-Change Random Access Memory (PRAM) With 66-MHz Synchronous Burst-Read Operation

A 256-Mb phase-change random access memory has been developed, featuring 66-MHz synchronous burst-read operation. Using a charge pump system, write performance was characterized at a low supply voltage of 1.8 V. Measured initial read access time and burst-read access time are 62 and 10 ns, respectively. The write throughput was 0.5 MB/s with internal times2 write and can be increased to ~2.67 MB/s with times16 write. Endurance and retention characteristics are measured to be 107 cycles and ten years at 99 degC

[1]  Byung-Gil Choi,et al.  Phase-Transition Random-Access Memory (PRAM) , 2004 .

[2]  T. Lowrey,et al.  Ovonic unified memory - a high-performance nonvolatile memory technology for stand-alone memory and embedded applications , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[3]  R. Bez,et al.  An 8Mb demonstrator for high-density 1.8V Phase-Change Memories , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[4]  Y.T. Kim,et al.  Full integration and reliability evaluation of phase-change RAM based on 0.24 /spl mu/m-CMOS technologies , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[5]  YunSeung Shin,et al.  Non-volatile memory technologies for beyond 2010 , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[6]  Dae-Seok Byeon,et al.  A 1.8 V 1 Gb NAND flash memory with 0.12 /spl mu/m STI process technology , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[7]  R. Fackenthal,et al.  A 90 nm 512 Mb 166 MHz multilevel cell flash memory with 1.5 MByte/s programming , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[8]  Kinam Kim,et al.  Enhanced write performance of a 64 Mb phase-change random access memory , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..