Power-Efficient and Low Latency Implementation of Programmable FIR filters Using Carry-Save Arithmetic

This paper presents a new programmable finite-impulse response (FIR) digital filter scheme based on a low latency, power efficient architecture with reduced hardware complexity. In the proposed scheme, the input data is kept in bit-parallel form, while the coefficients enter the circuit in digit-serial form. The coefficient digits are encoded using the Modified Booth algorithm to reduce the partial products required for each multiplication. The structure of the filter is based on the technique of merging adjacent multiply-add units. The computation of the intermediate results is implemented using the carry-save arithmetic. Also, the coefficient digits of adjacent multiply-add units enter the filter in digit-skew form, while the input data sample remains stable until the relative output sample is produced. Thus, the proposed architecture results in a circuit with reduced hardware cost and lower power consumption, compared to other schemes presented in the bibliography.

[1]  Oscal T.-C. Chen,et al.  A Hardware-Efficient Programmable FIR Processor Using Input-Data and Tap Folding , 2007, EURASIP J. Adv. Signal Process..

[2]  Keshab K. Parhi,et al.  Synthesis of low power folded programmable coefficient FIR digital filters (short paper) , 2000, ASP-DAC '00.

[3]  G. Venkatesh,et al.  Low-power realization of FIR filters on programmable DSPs , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[4]  A. Dempster,et al.  Use of minimum-adder multiplier blocks in FIR digital filters , 1995 .

[5]  Paraskevas Kalivas,et al.  New Systolic And Low Latency Parallel FIR Filter Schemes , .

[6]  In-Cheol Park,et al.  FIR filter synthesis algorithms for minimizing the delay and the number of adders , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[7]  In-Cheol Park,et al.  FIR filter synthesis algorithms for minimizing the delay and the number of adders , 2001 .

[8]  Tughrul Arslan,et al.  On the low-power implementation of FIR filtering structures on single multiplier DSPs , 2002 .

[9]  Keshab K. Parhi,et al.  Synthesis of low power folded programmable coefficient FIR digital filters , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).

[10]  Oscal T.-C. Chen,et al.  A hardware-efficient FIR architecture with input-data and tap folding , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[11]  R. Hartley.  Subexpression sharing in filters using canonic signed digit multipliers , 1996 .

[12]  Patrick Schaumont,et al.  A new algorithm for elimination of common subexpressions , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Tughrul Arslan,et al.  Low power FIR filter implementations based on coefficient ordering algorithm , 2004, IEEE Computer Society Annual Symposium on VLSI.

[14]  Paraskevas Kalivas,et al.  Novel systolic schemes for serial-parallel multiplication , 2005, 2005 13th European Signal Processing Conference.