论文信息 - A VLSI architecture for a single-chip 5-Mbaud QAM receiver

A VLSI architecture for a single-chip 5-Mbaud QAM receiver

The architecture design and VLSI implementation of 5-MBd quadrature amplitude modulation (QAM) receiver chip are discussed. The chip contains all of the signal processing blocks required to implement a complete all-digital QAM receiver including a quadrature demodulator, an adaptive feedforward equalizer (FFE), an adaptive decision-feedback equalizer (DFE), a sampling phase error detector, and a numerically controlled oscillator (NCO). The FFE and DFE are both 20-tap filters and use an LMS coefficient updating algorithm. The FFE can be used in either a T-spaced or T/2-spaced mode. The projected maximum clock frequency of the receiver chip is 100 MHz for a symbol rate of 5 MBd. The receiver accommodates modulation formats as complex as 256-QAM, which corresponds to a peak throughput rate of 40 Mb/s. The chip will be fabricated in 1.0- mu m CMOS, and will require an estimated 10-mm*7-mm die area.<<ETX>>

Babak Daneshrad | H. Samueli | R. B. Joshi

[1] H. Samueli,et al. A 64-Tap CMOS Echo Canceller/Decision Feedback Equalizer for 2B1Q HDSL Transceivers , 1991, IEEE J. Sel. Areas Commun..

[2] H. Samueli,et al. A reconfigurable decision-feedback equalizer chip set architecture for high bit-rate QAM digital modems , 1991, [Proceedings] ICASSP 91: 1991 International Conference on Acoustics, Speech, and Signal Processing.

[3] Babak Daneshrad,et al. Performance analysis of a QAM adaptive receiver for 1.6 Mbps digital subscriber line transmission , 1992, [Conference Record] SUPERCOMM/ICC '92 Discovering a New World of Communications.

[4] H. Samueli,et al. A 60-mbaud, 480-mbit/s, 256-qam Decision-feedback equalizer in 1.2μm CMOS , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[5] H. Samueli,et al. A 200-MHz all-digital QAM modulator and demodulator in 1.2- mu m CMOS for digital radio applications , 1991 .

[6] H. Samueli,et al. A 150-MHz Direct Digital Frequency Synthesizer In 1.25/spl mu/m CMOS With -90dBc Spurious Performance , 1991 .

[7] Henry Samueli,et al. A VLSI Architecture for a High-Speed All-Digital Quadrature Modulator and Demodulator for Digital Radio Applications , 1990, IEEE J. Sel. Areas Commun..