Effect of large device capacitance on FICDM peak current
暂无分享,去创建一个
[1] C. W. Hargens,et al. Electrical engineering circuits , 1957 .
[2] Larry Levit,et al. Electrical breakdown and ESD phenomena for devices with nanometer-to-micron gaps , 2003, SPIE MOEMS-MEMS.
[3] Robert G. Renninger,et al. Mechanisms of charged-device electrostatic discharges , 1992 .
[4] H. Reichl,et al. A traceable method for the arc-free characterization and modeling of CDM testers and pulse metrology chains , 2003, 2003 Electrical Overstress/Electrostatic Discharge Symposium.
[5] Jon Barth,et al. The importance of standardizing CDM ESD test head parameters to obtain data correlation , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).
[6] J.-P. Chante,et al. Impact of the CDM tester ground plane capacitance on the DUT stress level , 2005, 2005 Electrical Overstress/Electrostatic Discharge Symposium.
[7] K. Okada,et al. CDM ESD test considered phenomena of division and reduction of high voltage discharge in the environment , 1996, 1996 Proceedings Electrical Overstress/Electrostatic Discharge Symposium.
[8] T.J. Maloney,et al. Unifying factory ESD measurements and component ESD stress testing , 2005, 2005 Electrical Overstress/Electrostatic Discharge Symposium.
[9] Alan Righter,et al. A new ESD model: The Charged Strip Model , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.