Study of surface treatment processes for improvement in the wettability of silicon-based materials used in high aspect ratio through-via copper electroplating

We report the improvements in wetting characteristics of silicon-based materials with copper electrolyte by various surface treatments to achieve uniform and void free copper deposition in high aspect ratio through-via electroplating. The contact angles of samples such as native silicon, thermally oxidized silicon, silicon nitride, deep reactive ion etched silicon etc, with copper electrolyte, were measured before and after the surface treatments. The wetting of copper electrolyte with silicon nitride coated silicon samples was found to be more than that with thermally oxidized samples. Due to its better wettability, silicon nitride was later used as an insulating layer instead of commonly used silicon oxide in the electroplating experiments. After the SC1 wet surface treatment, the contact angles of all the samples were found to be significantly lower, thus making the surface more suitable for electroplating applications. X-ray photoelectron spectroscopy results verified the presence of polar functional groups on the samples surface, which has helped to improve wetting with copper electrolyte. The conclusions drawn by the experimental results were employed in the high aspect ratio through-via copper electroplating; and void free copper interconnects, having aspect ratio as high as 20, were fabricated.

[1]  J. Miao,et al.  Fabrication and characterization of fine pitch on-chip copper interconnects for advanced wafer level packaging by a high aspect ratio through AZ9260 resist electroplating , 2007 .

[2]  K. Guan.  Relationship between photocatalytic activity, hydrophilicity and self-cleaning effect of TiO2/SiO2 films , 2005 .

[3]  M. Maeda,et al.  Study of HF-Treated Heavily-Doped Si Surface Using Contact Angle Measurements , 1994 .

[4]  Jianmin Miao,et al.  Fabrication of high aspect ratio 35 μm pitch through-wafer copper interconnects by electroplating for 3-D wafer stacking , 2006 .

[5]  S. Miyazaki,et al.  Observation of HCl- and HF-Treated GaAs Surfaces by Measuring Contact Angles of Water Droplets , 1994 .

[6]  Chih-Ming Ho,et al.  Reconfigurable hydrophobic/hydrophilic surfaces in microelectromechanical systems (MEMS) , 2004 .

[7]  Jianmin Miao,et al.  Through-wafer electroplated copper interconnect with ultrafine grains and high density of nanotwins , 2007 .

[8]  D. Rath,et al.  Enhancement of Semiconductor Wafer Cleaning by Chelating Agent Addition , 2001 .

[9]  Harald F. Okorn-Schmidt,et al.  Characterization of silicon surface preparation processes for advanced gate dielectrics , 1999, IBM J. Res. Dev..

[10]  S. Spearing,et al.  Effect of process parameters on the surface morphology and mechanical performance of silicon structures after deep reactive ion etching (DRIE) , 2002 .

[11]  Jae-Hong Kim,et al.  Surface modification of silicon by laser surface treatment: Improvement of adhesion and copper deposition , 2005 .

[12]  Kazumasa Tanida,et al.  Au Bump Interconnection in 20 µm Pitch on 3D Chip Stacking Technology , 2003 .

[13]  X. Zhao,et al.  Copper wetting of a tantalum silicate surface: Implications for interconnect technology , 2001 .

[14]  K. Hashimoto,et al.  Reversible wettability control of TiO2 surface by light irradiation , 2002 .

[15]  Effects of wetting ability of plating electrolyte on Cu seed layer for electroplated copper film , 2004 .

[16]  K. Akiyama,et al.  Effect of SC1 Process on Silicon Surface Microroughness and Oxide Breakdown Characteristics , 1995 .

[17]  J. Reid,et al.  Copper Electrodeposition: Principles and Recent Progress , 2001 .

[18]  Ju-Il Song,et al.  Silicon dioxide film with lower deposition temperature in hot-wall, single-type chamber , 2002 .

[19]  C. M. Ryu,et al.  Improvement of wettability and reduction of aging effect by plasma treatment of low-density polyethylene with argon and oxygen mixtures , 2002 .

[20]  Dongqing Li,et al.  Effect of Surface Roughness on the Dependence of Contact Angles on Drop Size , 1993 .

[21]  W. Pike,et al.  Analysis of sidewall quality in through-wafer deep reactive-ion etching , 2004 .

[22]  J. Miao,et al.  Aspect-Ratio-Dependent Copper Electrodeposition Technique for Very High Aspect-Ratio Through-Hole Plating , 2006 .

[23]  Y. Lam,et al.  Antistick postpassivation of high-aspect ratio silicon molds fabricated by deep-reactive ion etching , 2006, Journal of Microelectromechanical Systems.

[24]  Panayotis C. Andricacos,et al.  The chemistry of additives in damascene copper plating , 2005, IBM J. Res. Dev..

[25]  T. Kenny,et al.  Process compatible polysilicon-based electrical through-wafer interconnects in silicon substrates , 2002 .

[26]  Costas Fotakis,et al.  Making silicon hydrophobic: wettability control by two-lengthscale simultaneous patterning with femtosecond laser irradiation , 2006, Nanotechnology.

[27]  Soo-Kil Kim,et al.  Optimized Surface Pretreatments for Copper Electroplating , 2001 .