Lookup table partial reconfiguration for an evolvable hardware classifier system
暂无分享,去创建一个
[1] Gunnar Tufte,et al. Bridging the genotype-phenotype mapping for digital FPGAs , 2001, Proceedings Third NASA/DoD Workshop on Evolvable Hardware. EH-2001.
[2] Andres Upegui,et al. An FPGA platform for on-line topology exploration of spiking neural networks , 2005, Microprocess. Microsystems.
[3] Jim Tørresen,et al. High Speed Partial Run-Time Reconfiguration Using Enhanced ICAP Hard Macro , 2011, 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum.
[4] Paul Kaufmann,et al. Investigating evolvable hardware classification for the BioSleeve electromyographic interface , 2013, 2013 IEEE International Conference on Evolvable Systems (ICES).
[5] Kenji Toda,et al. Real-world applications of analog and digital evolvable hardware , 1999, IEEE Trans. Evol. Comput..
[6] I. Yoshihara,et al. Evolvable sonar spectrum discrimination chip designed by genetic algorithm , 1999, IEEE SMC'99 Conference Proceedings. 1999 IEEE International Conference on Systems, Man, and Cybernetics (Cat. No.99CH37028).
[7] Jim Torresen,et al. Two-Step Incremental Evolution of a Prosthetic Hand Controller Based on Digital Logic Gates , 2001, ICES.
[8] Donatella Sciuto,et al. HERA: Hardware evolution over reconfigurable architectures , 2011, 2011 1st International Workshop on Computing in Heterogeneous, Autonomous 'N' Goal-Oriented Environments (CHANGE).
[9] Dirk Stroobandt,et al. Automatic generation of run-time parameterizable configurations , 2008, 2008 International Conference on Field Programmable Logic and Applications.
[10] Marco D. Santambrogio,et al. On the Evolution of Hardware Circuits via Reconfigurable Architectures , 2012, TRETS.
[11] Hitoshi Iba,et al. Evolvable Hardware and Its Applications to Pattern Recognition and Fault-Tolerant Systems , 1995, Towards Evolvable Hardware.
[12] Marco Platzner,et al. A Comparison of Evolvable Hardware Architectures for Classification Tasks , 2008, ICES.
[13] Moritoshi Yasunaga,et al. An adaptive pattern recognition hardware with on-chip shift register-based partial reconfiguration , 2008, 2008 International Conference on Field-Programmable Technology.
[14] Terrence J. Sejnowski,et al. Analysis of hidden units in a layered network trained to classify sonar targets , 1988, Neural Networks.
[15] Andy Harter,et al. Parameterisation of a stochastic model for human face identification , 1994, Proceedings of 1994 IEEE Workshop on Applications of Computer Vision.
[16] Lukás Sekanina,et al. Towards evolvable systems based on the Xilinx Zynq platform , 2013, 2013 IEEE International Conference on Evolvable Systems (ICES).
[17] Hiroshi Yokoi,et al. A Gate-Level EHW Chip: Implementing GA Operations and Reconfigurable Hardware on a Single LSI , 1998, ICES.
[18] Marco Platzner,et al. Classification of Electromyographic Signals: Comparing Evolvable Hardware to Conventional Classifiers , 2013, IEEE Transactions on Evolutionary Computation.
[19] Kyrre Glette,et al. Intermediate Level FPGA Reconfiguration for an Online EHW Pattern Recognition System , 2009, 2009 NASA/ESA Conference on Adaptive Hardware and Systems.
[20] Taro Nakamura,et al. Genetic Algorithm-Based Methodology for Pattern Recognition Hardware , 2000, ICES.
[21] J. Torresen,et al. Partial Reconfiguration Applied in an On-line Evolvable Pattern Recognition System , 2008, 2008 NORCHIP.
[22] Marco D. Santambrogio,et al. A direct bitstream manipulation approach for Virtex4-based evolvable systems , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.
[23] Upegui Posada,et al. Dynamically reconfigurable bio-inspired hardware , 2006 .
[24] Akash Kumar,et al. An area-efficient partially reconfigurable crossbar switch with low reconfiguration delay , 2012, 22nd International Conference on Field Programmable Logic and Applications (FPL).
[25] Gunnar Tufte,et al. Biologically-Inspired: A Rule-Based Self-Reconfiguration of a Virtex Chip , 2004, International Conference on Computational Science.
[26] Paul Kaufmann. Adapting hardware systems by means of multi-objective evolution , 2013 .
[27] Eduardo de la Torre,et al. A fast Reconfigurable 2D HW core architecture on FPGAs for evolvable Self-Adaptive Systems , 2011, 2011 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).
[28] Lukas Sekanina,et al. DESIGN OF THE SPECIAL FAST RECONFIGURABLE CHIP USING COMMON FPGA , 2001 .
[29] Moritoshi Yasunaga,et al. An Online EHW Pattern Recognition System Applied to Sonar Spectrum Classification , 2007, ICES.
[30] Moritoshi Yasunaga,et al. An Online EHW Pattern Recognition System Applied to Face Image Recognition , 2009, EvoWorkshops.